<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>MQX Software SolutionsのトピックK20 Internal Clock FLL doesn't work</title>
    <link>https://community.nxp.com/t5/MQX-Software-Solutions/K20-Internal-Clock-FLL-doesn-t-work/m-p/448798#M15031</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Based on the K20P121100SF2V2RM.pdf and Processor Expert, I can select the internal 32.768Khz clock and still use FLL.&amp;nbsp; &lt;/P&gt;&lt;P&gt;MCG mode = FEI&lt;/P&gt;&lt;P&gt;SIM_SOPT2 = PLLFLLSEL(0)&lt;/P&gt;&lt;P&gt;SIM_SOPT1 = OSC32KSEL(2)&lt;/P&gt;&lt;P&gt;MCG_C1 = 0x07&lt;/P&gt;&lt;P&gt;MCG_C2 = 0&lt;/P&gt;&lt;P&gt;MCG_C4 = 0xE0&lt;/P&gt;&lt;P&gt;OSR_CR = 0&lt;/P&gt;&lt;P&gt;MCG_C7 = 1&lt;/P&gt;&lt;P&gt;MCG_C5 = 0&lt;/P&gt;&lt;P&gt;MCG_C6 = 0&lt;/P&gt;&lt;P&gt;MCG_S &amp;amp; 0x10 (IREFST) is 0, should go to 1, but doesn't.&amp;nbsp;&amp;nbsp; and CLKST is 3&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What am I doing wrong?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 14 Sep 2015 16:10:08 GMT</pubDate>
    <dc:creator>markkalior</dc:creator>
    <dc:date>2015-09-14T16:10:08Z</dc:date>
    <item>
      <title>K20 Internal Clock FLL doesn't work</title>
      <link>https://community.nxp.com/t5/MQX-Software-Solutions/K20-Internal-Clock-FLL-doesn-t-work/m-p/448798#M15031</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Based on the K20P121100SF2V2RM.pdf and Processor Expert, I can select the internal 32.768Khz clock and still use FLL.&amp;nbsp; &lt;/P&gt;&lt;P&gt;MCG mode = FEI&lt;/P&gt;&lt;P&gt;SIM_SOPT2 = PLLFLLSEL(0)&lt;/P&gt;&lt;P&gt;SIM_SOPT1 = OSC32KSEL(2)&lt;/P&gt;&lt;P&gt;MCG_C1 = 0x07&lt;/P&gt;&lt;P&gt;MCG_C2 = 0&lt;/P&gt;&lt;P&gt;MCG_C4 = 0xE0&lt;/P&gt;&lt;P&gt;OSR_CR = 0&lt;/P&gt;&lt;P&gt;MCG_C7 = 1&lt;/P&gt;&lt;P&gt;MCG_C5 = 0&lt;/P&gt;&lt;P&gt;MCG_C6 = 0&lt;/P&gt;&lt;P&gt;MCG_S &amp;amp; 0x10 (IREFST) is 0, should go to 1, but doesn't.&amp;nbsp;&amp;nbsp; and CLKST is 3&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What am I doing wrong?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 14 Sep 2015 16:10:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MQX-Software-Solutions/K20-Internal-Clock-FLL-doesn-t-work/m-p/448798#M15031</guid>
      <dc:creator>markkalior</dc:creator>
      <dc:date>2015-09-14T16:10:08Z</dc:date>
    </item>
    <item>
      <title>Re: K20 Internal Clock FLL doesn't work</title>
      <link>https://community.nxp.com/t5/MQX-Software-Solutions/K20-Internal-Clock-FLL-doesn-t-work/m-p/448799#M15032</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Mark,&lt;/P&gt;&lt;P&gt;I'd highly recommend you to using the clock mode configuration function that created by Processor Expert directly.&lt;/P&gt;&lt;P&gt;If you have any other questions, just feel free to contact with me.&lt;BR /&gt;Have a great day,&lt;BR /&gt;Ping&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Sep 2015 03:03:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MQX-Software-Solutions/K20-Internal-Clock-FLL-doesn-t-work/m-p/448799#M15032</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2015-09-17T03:03:36Z</dc:date>
    </item>
  </channel>
</rss>

