<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>MCX MicrocontrollersのトピックMCXA153: LPSPI data burst transfer.</title>
    <link>https://community.nxp.com/t5/MCX-Microcontrollers/MCXA153-LPSPI-data-burst-transfer/m-p/2387348#M5579</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;The Reference Manual MCXA153 contains a description of the TDBRn and RDBRn LPSPI registers:&lt;BR /&gt;"TDBRn and RDBRn registers supports burst transfers of data to the transmit FIFO for use with the DMA controller".&lt;BR /&gt;Can anyone share sample code for a burst transfer using these registers?&lt;/P&gt;&lt;P&gt;best regards&lt;BR /&gt;Bogdan&lt;/P&gt;</description>
    <pubDate>Sat, 27 Jun 2026 11:44:53 GMT</pubDate>
    <dc:creator>bogdan_u</dc:creator>
    <dc:date>2026-06-27T11:44:53Z</dc:date>
    <item>
      <title>MCXA153: LPSPI data burst transfer.</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/MCXA153-LPSPI-data-burst-transfer/m-p/2387348#M5579</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;The Reference Manual MCXA153 contains a description of the TDBRn and RDBRn LPSPI registers:&lt;BR /&gt;"TDBRn and RDBRn registers supports burst transfers of data to the transmit FIFO for use with the DMA controller".&lt;BR /&gt;Can anyone share sample code for a burst transfer using these registers?&lt;/P&gt;&lt;P&gt;best regards&lt;BR /&gt;Bogdan&lt;/P&gt;</description>
      <pubDate>Sat, 27 Jun 2026 11:44:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/MCXA153-LPSPI-data-burst-transfer/m-p/2387348#M5579</guid>
      <dc:creator>bogdan_u</dc:creator>
      <dc:date>2026-06-27T11:44:53Z</dc:date>
    </item>
  </channel>
</rss>

