<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: FS26 MSPI_CRC_I bit set in M_COM_FLG register in MCX Microcontrollers</title>
    <link>https://community.nxp.com/t5/MCX-Microcontrollers/FS26-MSPI-CRC-I-bit-set-in-M-COM-FLG-register/m-p/2346617#M5173</link>
    <description>&lt;P&gt;Please install &lt;STRONG&gt;SW32K3_RTD_R23-11_7.0.0_P01_D2602_DesignStudio_updatesite.zip&lt;/STRONG&gt;&lt;SPAN&gt;&amp;nbsp;and&amp;nbsp;&lt;/SPAN&gt;&lt;STRONG&gt;S32K3_SBC_FS26_R23-11_6.0.0_D2511_DesignStudio_updatesite.zip&lt;/STRONG&gt; in &lt;A href="https://www.nxp.com/webapp/swlicensing/sso/downloadSoftware.sp?catid=S32DS-3-6" target="_self"&gt;S32DS v3.6.6&lt;/A&gt;&amp;nbsp;by refer to &lt;A href="https://community.nxp.com/t5/S32-Design-Studio-Knowledge-Base/How-To-Download-Install-and-Configure-the-RTD-5-0-0-with-S32/ta-p/2015104" target="_self"&gt;How To Download, Install and Configure the RTD 5.0.0 with S32 Design Studio 3.6.0&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;SW32K3_RTD_R23-11_7.0.0_P01_D2602_DesignStudio_updatesite.zip &lt;/STRONG&gt;can be download by click&amp;nbsp;&lt;A href="https://www.nxp.com/webapp/swlicensing/sso/downloadSoftware.sp?catid=SW32K3-STDSW-D" target="_self"&gt;S32K3 Standard Software&lt;/A&gt; -&amp;gt; Automotive SW - S32K3/S32M27x - Real-Time Drivers for Cortex-M -&amp;gt;&amp;nbsp;S32K3 Real-Time Drivers AUTOSAR R23-11 Version 7.0.0 P01&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;S32K3_SBC_FS26_R23-11_6.0.0_D2511_DesignStudio_updatesite.zip&lt;/STRONG&gt; can be download by click &lt;A href="https://www.nxp.com/webapp/swlicensing/sso/downloadSoftware.sp?catid=SW32K3-STDSW-D" target="_self"&gt;S32K3 Standard Software&lt;/A&gt; -&amp;gt; Automotive SW - SBC/PMIC - Real Time Drivers -&amp;gt;&amp;nbsp;SBC FS26 R23-11 6.0.0&lt;/P&gt;
&lt;P&gt;Then you will be able to find the&amp;nbsp;&lt;STRONG&gt;Sbc_fs26_example_IP_S32K344&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Sbc_fs26_example_IP_S32K344 File New S32DS Project From Example.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/381489i3E2F26687A16A0D4/image-size/large?v=v2&amp;amp;px=999" role="button" title="Sbc_fs26_example_IP_S32K344 File New S32DS Project From Example.png" alt="Sbc_fs26_example_IP_S32K344 File New S32DS Project From Example.png" /&gt;&lt;/span&gt;&lt;/STRONG&gt;&lt;/P&gt;</description>
    <pubDate>Wed, 08 Apr 2026 01:32:06 GMT</pubDate>
    <dc:creator>Robin_Shen</dc:creator>
    <dc:date>2026-04-08T01:32:06Z</dc:date>
    <item>
      <title>FS26 MSPI_CRC_I bit set in M_COM_FLG register</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/FS26-MSPI-CRC-I-bit-set-in-M-COM-FLG-register/m-p/2344059#M5138</link>
      <description>&lt;P&gt;Hi, I trying to read out the M_DEVICEID register on the FS26 PMIC/SBC deivce from a S32K3 MCU with SPI, and I get the correct values for device ID, but a lot of Flags are set in the "General device status" bits response.&lt;BR /&gt;E.g. I see that bit COM_G is set, so I read out M_COM_FLAG and see that bit&amp;nbsp;MSPI_CRC_I is set (CRC not valid).&lt;BR /&gt;I've tried different CRC calculations provided by AI assistance and all of them give the same result but get the CRC fault anyway.&lt;/P&gt;&lt;P&gt;This is what my SPI communication looks like.&lt;/P&gt;&lt;P&gt;Reading of M_DEVICEID register:&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="spi_read_m_deviceid.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/381150i6614E4FE8F80A31D/image-size/large?v=v2&amp;amp;px=999" role="button" title="spi_read_m_deviceid.png" alt="spi_read_m_deviceid.png" /&gt;&lt;/span&gt;&lt;BR /&gt;&lt;BR /&gt;Reading of M_COM_FLG register:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="spi_read_m_com_flag.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/381151i0015B76EEEFAB815/image-size/large?v=v2&amp;amp;px=999" role="button" title="spi_read_m_com_flag.png" alt="spi_read_m_com_flag.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;As can be seen, both responses from FS26 gives 254 for General Device Status bits.&lt;BR /&gt;And in the last message (M_COM_FLG) the data is 0x04, which is MSPI_CRC_I.&lt;/P&gt;&lt;P&gt;In the above SPI messages I calculate CRC for reading M_DEVICEID register as 166 (0xA6) but the FS26 respond with 150 (0x96).&lt;BR /&gt;And for reading M_COM_FLG register I calculate and send CRC = 234 (0xEA) but FS26 respond with CRC 251 (0xFB).&lt;/P&gt;&lt;P&gt;These are the C function to calculate 8bit CRC:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;uint8_t&lt;/SPAN&gt; &lt;SPAN&gt;FS26_CalculateCRC&lt;/SPAN&gt;&lt;SPAN&gt;(&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;uint8_t&lt;/SPAN&gt; &lt;SPAN&gt;byte0&lt;/SPAN&gt;&lt;SPAN&gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;uint8_t&lt;/SPAN&gt; &lt;SPAN&gt;byte1&lt;/SPAN&gt;&lt;SPAN&gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;uint8_t&lt;/SPAN&gt; &lt;SPAN&gt;byte2&lt;/SPAN&gt;&lt;SPAN&gt;,&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;uint8_t&lt;/SPAN&gt; &lt;SPAN&gt;byte3&lt;/SPAN&gt;&lt;SPAN&gt;)&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;{&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;uint8_t&lt;/SPAN&gt; &lt;SPAN&gt;crc&lt;/SPAN&gt;&lt;SPAN&gt; = &lt;/SPAN&gt;&lt;SPAN&gt;0xFF&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;SPAN&gt; &amp;nbsp; &amp;nbsp; &amp;nbsp;// Seed&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;uint8_t&lt;/SPAN&gt; &lt;SPAN&gt;poly&lt;/SPAN&gt;&lt;SPAN&gt; = &lt;/SPAN&gt;&lt;SPAN&gt;0x1D&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;// Data bytes used in CRC calculation:&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;// byte0 = bit31..24&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;// byte1 = bit23..16&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;// byte2 = bit15..8&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;// byte3 = CRC byte, assumed to be 0x00 during calculation&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;uint8_t&lt;/SPAN&gt; &lt;SPAN&gt;data&lt;/SPAN&gt;&lt;SPAN&gt;[&lt;/SPAN&gt;&lt;SPAN&gt;4&lt;/SPAN&gt;&lt;SPAN&gt;];&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;data&lt;/SPAN&gt;&lt;SPAN&gt;[&lt;/SPAN&gt;&lt;SPAN&gt;0&lt;/SPAN&gt;&lt;SPAN&gt;] &lt;/SPAN&gt;&lt;SPAN&gt;=&lt;/SPAN&gt; &lt;SPAN&gt;byte0&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;data&lt;/SPAN&gt;&lt;SPAN&gt;[&lt;/SPAN&gt;&lt;SPAN&gt;1&lt;/SPAN&gt;&lt;SPAN&gt;] &lt;/SPAN&gt;&lt;SPAN&gt;=&lt;/SPAN&gt; &lt;SPAN&gt;byte1&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;data&lt;/SPAN&gt;&lt;SPAN&gt;[&lt;/SPAN&gt;&lt;SPAN&gt;2&lt;/SPAN&gt;&lt;SPAN&gt;] &lt;/SPAN&gt;&lt;SPAN&gt;=&lt;/SPAN&gt; &lt;SPAN&gt;byte2&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;data&lt;/SPAN&gt;&lt;SPAN&gt;[&lt;/SPAN&gt;&lt;SPAN&gt;3&lt;/SPAN&gt;&lt;SPAN&gt;] &lt;/SPAN&gt;&lt;SPAN&gt;=&lt;/SPAN&gt; &lt;SPAN&gt;byte3&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;SPAN&gt; &amp;nbsp; // CRC byte cleared during calculation&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;for&lt;/SPAN&gt;&lt;SPAN&gt; (&lt;/SPAN&gt;&lt;SPAN&gt;int&lt;/SPAN&gt; &lt;SPAN&gt;byte&lt;/SPAN&gt;&lt;SPAN&gt; = &lt;/SPAN&gt;&lt;SPAN&gt;0&lt;/SPAN&gt;&lt;SPAN&gt;; &lt;/SPAN&gt;&lt;SPAN&gt;byte&lt;/SPAN&gt; &lt;SPAN&gt;&amp;lt;&lt;/SPAN&gt; &lt;SPAN&gt;4&lt;/SPAN&gt;&lt;SPAN&gt;; &lt;/SPAN&gt;&lt;SPAN&gt;byte&lt;/SPAN&gt;&lt;SPAN&gt;++&lt;/SPAN&gt;&lt;SPAN&gt;)&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;crc&lt;/SPAN&gt; &lt;SPAN&gt;^=&lt;/SPAN&gt; &lt;SPAN&gt;data&lt;/SPAN&gt;&lt;SPAN&gt;[&lt;/SPAN&gt;&lt;SPAN&gt;byte&lt;/SPAN&gt;&lt;SPAN&gt;];&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;for&lt;/SPAN&gt;&lt;SPAN&gt; (&lt;/SPAN&gt;&lt;SPAN&gt;int&lt;/SPAN&gt; &lt;SPAN&gt;bit&lt;/SPAN&gt;&lt;SPAN&gt; = &lt;/SPAN&gt;&lt;SPAN&gt;0&lt;/SPAN&gt;&lt;SPAN&gt;; &lt;/SPAN&gt;&lt;SPAN&gt;bit&lt;/SPAN&gt; &lt;SPAN&gt;&amp;lt;&lt;/SPAN&gt; &lt;SPAN&gt;8&lt;/SPAN&gt;&lt;SPAN&gt;; &lt;/SPAN&gt;&lt;SPAN&gt;bit&lt;/SPAN&gt;&lt;SPAN&gt;++&lt;/SPAN&gt;&lt;SPAN&gt;)&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;if&lt;/SPAN&gt;&lt;SPAN&gt; (&lt;/SPAN&gt;&lt;SPAN&gt;crc&lt;/SPAN&gt; &lt;SPAN&gt;&amp;amp;&lt;/SPAN&gt; &lt;SPAN&gt;0x80&lt;/SPAN&gt;&lt;SPAN&gt;)&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;crc&lt;/SPAN&gt; &lt;SPAN&gt;=&lt;/SPAN&gt;&lt;SPAN&gt; (&lt;/SPAN&gt;&lt;SPAN&gt;crc&lt;/SPAN&gt; &lt;SPAN&gt;&amp;lt;&amp;lt;&lt;/SPAN&gt; &lt;SPAN&gt;1&lt;/SPAN&gt;&lt;SPAN&gt;) &lt;/SPAN&gt;&lt;SPAN&gt;^&lt;/SPAN&gt; &lt;SPAN&gt;poly&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; }&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;else&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; {&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;crc&lt;/SPAN&gt; &lt;SPAN&gt;&amp;lt;&amp;lt;=&lt;/SPAN&gt; &lt;SPAN&gt;1&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; }&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; }&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; }&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;return&lt;/SPAN&gt; &lt;SPAN&gt;crc&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;}&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;and the function above is called like this (where CRC is set intially to 0):&lt;BR /&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;uint8_t&lt;/SPAN&gt; &lt;SPAN&gt;crc&lt;/SPAN&gt;&lt;SPAN&gt; = &lt;/SPAN&gt;&lt;SPAN&gt;FS26_CalculateCRC&lt;/SPAN&gt;&lt;SPAN&gt;(&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;masterTxData&lt;/SPAN&gt;&lt;SPAN&gt;[&lt;/SPAN&gt;&lt;SPAN&gt;0&lt;/SPAN&gt;&lt;SPAN&gt;],&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;masterTxData&lt;/SPAN&gt;&lt;SPAN&gt;[&lt;/SPAN&gt;&lt;SPAN&gt;1&lt;/SPAN&gt;&lt;SPAN&gt;],&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;masterTxData&lt;/SPAN&gt;&lt;SPAN&gt;[&lt;/SPAN&gt;&lt;SPAN&gt;2&lt;/SPAN&gt;&lt;SPAN&gt;],&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;/SPAN&gt;&lt;SPAN&gt;0&lt;/SPAN&gt;&lt;SPAN&gt;);&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;masterTxData&lt;/SPAN&gt;&lt;SPAN&gt;[&lt;/SPAN&gt;&lt;SPAN&gt;3&lt;/SPAN&gt;&lt;SPAN&gt;] &lt;/SPAN&gt;&lt;SPAN&gt;=&lt;/SPAN&gt; &lt;SPAN&gt;crc&lt;/SPAN&gt;&lt;SPAN&gt;;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Thu, 02 Apr 2026 07:19:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/FS26-MSPI-CRC-I-bit-set-in-M-COM-FLG-register/m-p/2344059#M5138</guid>
      <dc:creator>ben1111</dc:creator>
      <dc:date>2026-04-02T07:19:16Z</dc:date>
    </item>
    <item>
      <title>Re: FS26 MSPI_CRC_I bit set in M_COM_FLG register</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/FS26-MSPI-CRC-I-bit-set-in-M-COM-FLG-register/m-p/2344912#M5144</link>
      <description>&lt;P&gt;Hi&lt;/P&gt;
&lt;P&gt;First, let me clarify that I am an S32K technical support engineer, so I am not familiar with FS26.&lt;/P&gt;
&lt;P&gt;I installed &lt;STRONG&gt;SW32K3_RTD_R23-11_7.0.0_P01_D2602_DesignStudio_updatesite.zip&lt;/STRONG&gt; and &lt;STRONG&gt;S32K3_SBC_FS26_R23-11_6.0.0_D2511_DesignStudio_updatesite.zip&lt;/STRONG&gt; in &lt;A href="https://www.nxp.com/design/design-center/software/automotive-software-and-tools/s32-design-studio-ide/s32-design-studio-for-s32-platform:S32DS-S32PLATFORM" target="_self"&gt;S32DS v3.6.4&lt;/A&gt;.&lt;/P&gt;
&lt;P&gt;At the end of the main function of &lt;STRONG&gt;Sbc_fs26_example_IP_S32K344&lt;/STRONG&gt;, &lt;STRONG&gt;M_DEVICEID&lt;/STRONG&gt; and &lt;STRONG&gt;M_COM_FLG&lt;/STRONG&gt; are read using &lt;STRONG&gt;Sbc_fs26_ReadRegister()&lt;/STRONG&gt;.&lt;/P&gt;
&lt;P&gt;I did not calculate the CRC by myself. The &lt;STRONG&gt;Sbc_fs26_ReadRegister()&lt;/STRONG&gt;function appears to call &lt;STRONG&gt;Sbc_fs26_CalcCrc()&lt;/STRONG&gt; to calculate the CRC value.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Sbc_fs26_CalcCrc Sbc_fs26_TransferData Sbc_fs26_ReadRegister Sbc_fs26_example_IP_S32K344.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/381265i3940DE0C137E7748/image-size/large?v=v2&amp;amp;px=999" role="button" title="Sbc_fs26_CalcCrc Sbc_fs26_TransferData Sbc_fs26_ReadRegister Sbc_fs26_example_IP_S32K344.png" alt="Sbc_fs26_CalcCrc Sbc_fs26_TransferData Sbc_fs26_ReadRegister Sbc_fs26_example_IP_S32K344.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;DIV style="background-color: #ffffff; padding: 0px 0px 0px 2px;"&gt;
&lt;DIV style="color: #000000; background-color: #ffffff; font-family: 'Courier New'; font-size: 10pt; white-space: pre;"&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt;/* This function calculates CRC value of passed data array. */&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt;static&lt;/SPAN&gt; &lt;SPAN&gt;uint8&lt;/SPAN&gt; &lt;SPAN&gt;Sbc_fs26_CalcCrc&lt;/SPAN&gt;&lt;SPAN&gt;(&lt;/SPAN&gt;&lt;SPAN&gt;const&lt;/SPAN&gt; &lt;SPAN&gt;uint8&lt;/SPAN&gt;&lt;SPAN&gt;* pu8Data)&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt;{&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt;uint8&lt;/SPAN&gt;&lt;SPAN&gt; u8Crc = SBC_FS26_COM_CRC_INIT_U8; &lt;/SPAN&gt;&lt;SPAN&gt;/* Result. */&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt;uint8&lt;/SPAN&gt;&lt;SPAN&gt; u8TableIdx = 0U; &lt;/SPAN&gt;&lt;SPAN&gt;/* Index to the CRC table. */&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt;uint8&lt;/SPAN&gt;&lt;SPAN&gt; u8DataIdx = 0U; &lt;/SPAN&gt;&lt;SPAN&gt;/* Index to the data array (memory). */&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt;/* Calculate CRC. */&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt;for&lt;/SPAN&gt;&lt;SPAN&gt; (u8DataIdx = 0U; u8DataIdx &amp;lt; (SBC_FS26_COMM_FRAME_SIZE_U8 - 1U); u8DataIdx++)&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt; {&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt; u8TableIdx = u8Crc ^ pu8Data[u8DataIdx];&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt; u8Crc = au8CrcTable[u8TableIdx];&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt; }&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt;return&lt;/SPAN&gt;&lt;SPAN&gt; u8Crc;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&lt;SPAN&gt;}&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0;"&gt;&amp;nbsp;&lt;/P&gt;
&lt;/DIV&gt;
&lt;/DIV&gt;
&lt;P&gt;Please also check the SPI configuration:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Sbc_fs26_example_IP_S32K344 SBC FS26 R23-11 6.0.0 Lpspi configuration.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/381260i7177F7759021F4E2/image-size/large?v=v2&amp;amp;px=999" role="button" title="Sbc_fs26_example_IP_S32K344 SBC FS26 R23-11 6.0.0 Lpspi configuration.png" alt="Sbc_fs26_example_IP_S32K344 SBC FS26 R23-11 6.0.0 Lpspi configuration.png" /&gt;&lt;/span&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Robin&lt;BR /&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "ACCEPT AS SOLUTION" button. Thank you!&lt;/P&gt;
&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt;Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;/P&gt;
&lt;P&gt;-------------------------------------------------------------------------------&lt;/P&gt;</description>
      <pubDate>Fri, 03 Apr 2026 05:08:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/FS26-MSPI-CRC-I-bit-set-in-M-COM-FLG-register/m-p/2344912#M5144</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2026-04-03T05:08:36Z</dc:date>
    </item>
    <item>
      <title>Re: FS26 MSPI_CRC_I bit set in M_COM_FLG register</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/FS26-MSPI-CRC-I-bit-set-in-M-COM-FLG-register/m-p/2346298#M5158</link>
      <description>&lt;P&gt;Hi, thanks for the reply.&lt;/P&gt;&lt;P&gt;The thing is, we're actually using the MCXE31B chip (which is the same as S32K3xx) with MCUXpresso sdk, so I haven't got Design studio. But I downloaded it and tried to install the real-time drivers and SBC/FS26 code but wasn't able to do it.&lt;/P&gt;&lt;P&gt;Could you please provide me with the complete function, the macro (&lt;STRONG&gt;SBC_FS26_COMM_FRAME_SIZE_U8&lt;/STRONG&gt;) and the crc table &lt;STRONG&gt;au8CrcTable&lt;/STRONG&gt;[].&lt;BR /&gt;Also give me the function &lt;STRONG&gt;Sbc_fs26_ReadRegister()&amp;nbsp;&lt;/STRONG&gt;calls the function &lt;STRONG&gt;Sbc_fs26_CalcCrc&lt;/STRONG&gt;() so I can see how it is used.&lt;/P&gt;&lt;P&gt;Thank you!&lt;/P&gt;</description>
      <pubDate>Tue, 07 Apr 2026 11:03:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/FS26-MSPI-CRC-I-bit-set-in-M-COM-FLG-register/m-p/2346298#M5158</guid>
      <dc:creator>ben1111</dc:creator>
      <dc:date>2026-04-07T11:03:28Z</dc:date>
    </item>
    <item>
      <title>Re: FS26 MSPI_CRC_I bit set in M_COM_FLG register</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/FS26-MSPI-CRC-I-bit-set-in-M-COM-FLG-register/m-p/2346617#M5173</link>
      <description>&lt;P&gt;Please install &lt;STRONG&gt;SW32K3_RTD_R23-11_7.0.0_P01_D2602_DesignStudio_updatesite.zip&lt;/STRONG&gt;&lt;SPAN&gt;&amp;nbsp;and&amp;nbsp;&lt;/SPAN&gt;&lt;STRONG&gt;S32K3_SBC_FS26_R23-11_6.0.0_D2511_DesignStudio_updatesite.zip&lt;/STRONG&gt; in &lt;A href="https://www.nxp.com/webapp/swlicensing/sso/downloadSoftware.sp?catid=S32DS-3-6" target="_self"&gt;S32DS v3.6.6&lt;/A&gt;&amp;nbsp;by refer to &lt;A href="https://community.nxp.com/t5/S32-Design-Studio-Knowledge-Base/How-To-Download-Install-and-Configure-the-RTD-5-0-0-with-S32/ta-p/2015104" target="_self"&gt;How To Download, Install and Configure the RTD 5.0.0 with S32 Design Studio 3.6.0&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;SW32K3_RTD_R23-11_7.0.0_P01_D2602_DesignStudio_updatesite.zip &lt;/STRONG&gt;can be download by click&amp;nbsp;&lt;A href="https://www.nxp.com/webapp/swlicensing/sso/downloadSoftware.sp?catid=SW32K3-STDSW-D" target="_self"&gt;S32K3 Standard Software&lt;/A&gt; -&amp;gt; Automotive SW - S32K3/S32M27x - Real-Time Drivers for Cortex-M -&amp;gt;&amp;nbsp;S32K3 Real-Time Drivers AUTOSAR R23-11 Version 7.0.0 P01&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;S32K3_SBC_FS26_R23-11_6.0.0_D2511_DesignStudio_updatesite.zip&lt;/STRONG&gt; can be download by click &lt;A href="https://www.nxp.com/webapp/swlicensing/sso/downloadSoftware.sp?catid=SW32K3-STDSW-D" target="_self"&gt;S32K3 Standard Software&lt;/A&gt; -&amp;gt; Automotive SW - SBC/PMIC - Real Time Drivers -&amp;gt;&amp;nbsp;SBC FS26 R23-11 6.0.0&lt;/P&gt;
&lt;P&gt;Then you will be able to find the&amp;nbsp;&lt;STRONG&gt;Sbc_fs26_example_IP_S32K344&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Sbc_fs26_example_IP_S32K344 File New S32DS Project From Example.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/381489i3E2F26687A16A0D4/image-size/large?v=v2&amp;amp;px=999" role="button" title="Sbc_fs26_example_IP_S32K344 File New S32DS Project From Example.png" alt="Sbc_fs26_example_IP_S32K344 File New S32DS Project From Example.png" /&gt;&lt;/span&gt;&lt;/STRONG&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 08 Apr 2026 01:32:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/FS26-MSPI-CRC-I-bit-set-in-M-COM-FLG-register/m-p/2346617#M5173</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2026-04-08T01:32:06Z</dc:date>
    </item>
  </channel>
</rss>

