<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>MCX MicrocontrollersのトピックMulti-core  application using 1MB swap</title>
    <link>https://community.nxp.com/t5/MCX-Microcontrollers/Multi-core-application-using-1MB-swap/m-p/2163030#M3871</link>
    <description>&lt;P&gt;Regarding the MCXN947; Is it possible to develop a multi-core application and still use the 1MB FLASH swap feature. Idea is that core(0) would run in the first 512K of FLASH and core(1) would run in the second.&lt;/P&gt;</description>
    <pubDate>Wed, 03 Sep 2025 16:21:31 GMT</pubDate>
    <dc:creator>embedbytes</dc:creator>
    <dc:date>2025-09-03T16:21:31Z</dc:date>
    <item>
      <title>Multi-core  application using 1MB swap</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/Multi-core-application-using-1MB-swap/m-p/2163030#M3871</link>
      <description>&lt;P&gt;Regarding the MCXN947; Is it possible to develop a multi-core application and still use the 1MB FLASH swap feature. Idea is that core(0) would run in the first 512K of FLASH and core(1) would run in the second.&lt;/P&gt;</description>
      <pubDate>Wed, 03 Sep 2025 16:21:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/Multi-core-application-using-1MB-swap/m-p/2163030#M3871</guid>
      <dc:creator>embedbytes</dc:creator>
      <dc:date>2025-09-03T16:21:31Z</dc:date>
    </item>
    <item>
      <title>Re: Multi-core  application using 1MB swap</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/Multi-core-application-using-1MB-swap/m-p/2165340#M3919</link>
      <description>&lt;P style="transition: none; animation-duration: 0s;"&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/186131"&gt;@embedbytes&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;Yes, it is possible, but keep in mind that image 0 of core 0 and image 0 of core 1 must be treated as a single unified image. Similarly, in bank 1, you should consider image 1 of core 0 and image 1 of core 1 as the swap image for the main one. This is necessary because there is only one BootROM available to perform the swap.&lt;/P&gt;
&lt;P&gt;To help illustrate this, I have created an image that explains the concept more clearly.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="swap_example.jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/355952iD842FFFDF2FEF510/image-size/medium?v=v2&amp;amp;px=400" role="button" title="swap_example.jpg" alt="swap_example.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;To implement this setup, you can use the Merge Tool included in the Secure Provisioning Tool v25.06. This tool is explained in detail in Chapter 5.8 of the &lt;A href="https://www.nxp.com/design/design-center/software/development-software/mcuxpresso-software-and-tools-/mcuxpresso-secure-provisioning-tool:MCUXPRESSO-SECURE-PROVISIONING#documentation" target="_self"&gt;User Guide&lt;/A&gt;.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;BR&lt;BR /&gt;Habib&lt;/P&gt;</description>
      <pubDate>Mon, 08 Sep 2025 17:28:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/Multi-core-application-using-1MB-swap/m-p/2165340#M3919</guid>
      <dc:creator>Habib_MS</dc:creator>
      <dc:date>2025-09-08T17:28:05Z</dc:date>
    </item>
  </channel>
</rss>

