<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Open Up Access to NPU Registers in MCX Microcontrollers</title>
    <link>https://community.nxp.com/t5/MCX-Microcontrollers/Open-Up-Access-to-NPU-Registers/m-p/2022993#M2301</link>
    <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/231824"&gt;@wklee&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Unfortunately,&amp;nbsp;we only open the registers of the NPU base address, and users cannot operate the registers inside the NPU.&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Harry&lt;/P&gt;</description>
    <pubDate>Tue, 07 Jan 2025 06:28:49 GMT</pubDate>
    <dc:creator>Harry_Zhang</dc:creator>
    <dc:date>2025-01-07T06:28:49Z</dc:date>
    <item>
      <title>Open Up Access to NPU Registers</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/Open-Up-Access-to-NPU-Registers/m-p/2022165#M2293</link>
      <description>&lt;P&gt;Dear NXP team,&lt;/P&gt;&lt;P&gt;1) I am interested to know if NXP has a plan in opening up the access to NPU for general purpose computing. I came across the reference manual Section 24.2:&lt;/P&gt;&lt;P&gt;&lt;SPAN class=""&gt;eIQ Neutron NPU does not have any user-configurable registers. All NPU configuration and control functions must be performed using NXP's eIQ Toolkit software. See References for links.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;That means we cannot use NPU for other general purposes, which is kind of a waste. Although NPU is specially designed for machine learning, it can also be used by other signal processing and statistics applications. For example, Add Tensor-Tensor, Convolution 2D/1D, Maximum, Mean, Minimum and etc. can be used in many applications, they are kind of generic.&lt;/P&gt;&lt;P&gt;It would be great if NXP can consider opening up the registers access so that we can manually configure it to perform general purpose computing, rather than relying on the eIQ tool which only support machine learning computations. Imagine that if this is possible, it will be like CUDA-NVIDIA 18 years ago! This should definitely benefit NXP.&lt;/P&gt;&lt;P&gt;2) If there is no plan to open up the NPU for general purpose computations, is there any other ways we can use eIQ tool to generate some "fake" CNN model and run it for general purpose computation?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 06 Jan 2025 01:20:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/Open-Up-Access-to-NPU-Registers/m-p/2022165#M2293</guid>
      <dc:creator>wklee</dc:creator>
      <dc:date>2025-01-06T01:20:48Z</dc:date>
    </item>
    <item>
      <title>Re: Open Up Access to NPU Registers</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/Open-Up-Access-to-NPU-Registers/m-p/2022993#M2301</link>
      <description>&lt;P&gt;Hi &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/231824"&gt;@wklee&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Unfortunately,&amp;nbsp;we only open the registers of the NPU base address, and users cannot operate the registers inside the NPU.&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Harry&lt;/P&gt;</description>
      <pubDate>Tue, 07 Jan 2025 06:28:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/Open-Up-Access-to-NPU-Registers/m-p/2022993#M2301</guid>
      <dc:creator>Harry_Zhang</dc:creator>
      <dc:date>2025-01-07T06:28:49Z</dc:date>
    </item>
  </channel>
</rss>

