<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Running normal tflite on MCXN947 without NPU mode in MCX Microcontrollers</title>
    <link>https://community.nxp.com/t5/MCX-Microcontrollers/Running-normal-tflite-on-MCXN947-without-NPU-mode/m-p/2019278#M2248</link>
    <description>&lt;P&gt;I have a question about&amp;nbsp;Running normal tflite on MCXN947 without NPU mode.&lt;/P&gt;&lt;P&gt;I saw that in the eiq examples from&amp;nbsp; SDK of&amp;nbsp;MCXN947, all use NPU tflite with NPU mode. As mu understanding we can run &lt;STRONG&gt;normal tflite&amp;nbsp;without NPU mode&amp;nbsp;&lt;/STRONG&gt;on&amp;nbsp;MCXN947 only by changing resolvers. Is that right?&lt;/P&gt;</description>
    <pubDate>Wed, 25 Dec 2024 07:52:51 GMT</pubDate>
    <dc:creator>nnxxpp</dc:creator>
    <dc:date>2024-12-25T07:52:51Z</dc:date>
    <item>
      <title>Running normal tflite on MCXN947 without NPU mode</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/Running-normal-tflite-on-MCXN947-without-NPU-mode/m-p/2019278#M2248</link>
      <description>&lt;P&gt;I have a question about&amp;nbsp;Running normal tflite on MCXN947 without NPU mode.&lt;/P&gt;&lt;P&gt;I saw that in the eiq examples from&amp;nbsp; SDK of&amp;nbsp;MCXN947, all use NPU tflite with NPU mode. As mu understanding we can run &lt;STRONG&gt;normal tflite&amp;nbsp;without NPU mode&amp;nbsp;&lt;/STRONG&gt;on&amp;nbsp;MCXN947 only by changing resolvers. Is that right?&lt;/P&gt;</description>
      <pubDate>Wed, 25 Dec 2024 07:52:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/Running-normal-tflite-on-MCXN947-without-NPU-mode/m-p/2019278#M2248</guid>
      <dc:creator>nnxxpp</dc:creator>
      <dc:date>2024-12-25T07:52:51Z</dc:date>
    </item>
    <item>
      <title>Re: Running normal tflite on MCXN947 without NPU mode</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/Running-normal-tflite-on-MCXN947-without-NPU-mode/m-p/2019597#M2259</link>
      <description>&lt;P&gt;Hi Nhanh Nao,&lt;/P&gt;
&lt;P&gt;without NPU it should work too. NPU is recommended for better performance, with NPU it can be ~40-50 times faster.&lt;/P&gt;</description>
      <pubDate>Thu, 26 Dec 2024 07:47:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/Running-normal-tflite-on-MCXN947-without-NPU-mode/m-p/2019597#M2259</guid>
      <dc:creator>marek-trmac</dc:creator>
      <dc:date>2024-12-26T07:47:08Z</dc:date>
    </item>
    <item>
      <title>Re: Running normal tflite on MCXN947 without NPU mode</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/Running-normal-tflite-on-MCXN947-without-NPU-mode/m-p/2019610#M2262</link>
      <description>Thank you.</description>
      <pubDate>Thu, 26 Dec 2024 08:22:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/Running-normal-tflite-on-MCXN947-without-NPU-mode/m-p/2019610#M2262</guid>
      <dc:creator>nnxxpp</dc:creator>
      <dc:date>2024-12-26T08:22:23Z</dc:date>
    </item>
  </channel>
</rss>

