<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: FRDM-MCXN947 - LPUART With PLL0 CLK in MCX Microcontrollers</title>
    <link>https://community.nxp.com/t5/MCX-Microcontrollers/FRDM-MCXN947-LPUART-With-PLL0-CLK/m-p/2004485#M2074</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/243923"&gt;@John_Adams&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I believe this is a duplicated community post from the one seen here:&amp;nbsp;&lt;A href="https://community.nxp.com/t5/MCX-Microcontrollers/UART-Setup-on-FRDM-MCXN947/td-p/2003117" target="_blank"&gt;UART Setup on FRDM-MCXN947 - NXP Community&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;In order to prevent double efforts, I will continue supporting you on the aforementioned post.&lt;/P&gt;
&lt;P&gt;Have a nice day.&lt;/P&gt;
&lt;P&gt;BR,&lt;BR /&gt;Edwin.&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 29 Nov 2024 22:27:52 GMT</pubDate>
    <dc:creator>EdwinHz</dc:creator>
    <dc:date>2024-11-29T22:27:52Z</dc:date>
    <item>
      <title>FRDM-MCXN947 - LPUART With PLL0 CLK</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/FRDM-MCXN947-LPUART-With-PLL0-CLK/m-p/2004275#M2068</link>
      <description>&lt;P&gt;Hello,&lt;BR /&gt;I am trying to use LPUART on FRO_HF (48MHz) with baudrate 320400, but MCUs with interrupt are not able to receive all characters, so there are frequent communication failures. How is it possible to connect to LPUART a clock from PLL0 running at 150MHz? Is it necessary to configure PLL0 somehow?&lt;/P&gt;</description>
      <pubDate>Fri, 29 Nov 2024 10:03:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/FRDM-MCXN947-LPUART-With-PLL0-CLK/m-p/2004275#M2068</guid>
      <dc:creator>John_Adams</dc:creator>
      <dc:date>2024-11-29T10:03:36Z</dc:date>
    </item>
    <item>
      <title>Re: FRDM-MCXN947 - LPUART With PLL0 CLK</title>
      <link>https://community.nxp.com/t5/MCX-Microcontrollers/FRDM-MCXN947-LPUART-With-PLL0-CLK/m-p/2004485#M2074</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/243923"&gt;@John_Adams&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;I believe this is a duplicated community post from the one seen here:&amp;nbsp;&lt;A href="https://community.nxp.com/t5/MCX-Microcontrollers/UART-Setup-on-FRDM-MCXN947/td-p/2003117" target="_blank"&gt;UART Setup on FRDM-MCXN947 - NXP Community&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;In order to prevent double efforts, I will continue supporting you on the aforementioned post.&lt;/P&gt;
&lt;P&gt;Have a nice day.&lt;/P&gt;
&lt;P&gt;BR,&lt;BR /&gt;Edwin.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 29 Nov 2024 22:27:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MCX-Microcontrollers/FRDM-MCXN947-LPUART-With-PLL0-CLK/m-p/2004485#M2074</guid>
      <dc:creator>EdwinHz</dc:creator>
      <dc:date>2024-11-29T22:27:52Z</dc:date>
    </item>
  </channel>
</rss>

