<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックIEEE 1588 test  header in LS1046ARDB</title>
    <link>https://community.nxp.com/t5/Layerscape/IEEE-1588-test-header-in-LS1046ARDB/m-p/1379687#M9544</link>
    <description>&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;I am new to this IEEE 1588 PTP Protocol. Can someone just brief me about the usage of&amp;nbsp;IEEE 1588 test header in LS1046ARDB? Do we synchronise any of the existing Ethernet phys with it? please suggest.&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards&lt;/P&gt;&lt;P&gt;Urmila P.&lt;/P&gt;</description>
    <pubDate>Wed, 01 Dec 2021 12:31:15 GMT</pubDate>
    <dc:creator>Urmila_123</dc:creator>
    <dc:date>2021-12-01T12:31:15Z</dc:date>
    <item>
      <title>IEEE 1588 test  header in LS1046ARDB</title>
      <link>https://community.nxp.com/t5/Layerscape/IEEE-1588-test-header-in-LS1046ARDB/m-p/1379687#M9544</link>
      <description>&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;I am new to this IEEE 1588 PTP Protocol. Can someone just brief me about the usage of&amp;nbsp;IEEE 1588 test header in LS1046ARDB? Do we synchronise any of the existing Ethernet phys with it? please suggest.&lt;/P&gt;&lt;P&gt;Thanks &amp;amp; Regards&lt;/P&gt;&lt;P&gt;Urmila P.&lt;/P&gt;</description>
      <pubDate>Wed, 01 Dec 2021 12:31:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/IEEE-1588-test-header-in-LS1046ARDB/m-p/1379687#M9544</guid>
      <dc:creator>Urmila_123</dc:creator>
      <dc:date>2021-12-01T12:31:15Z</dc:date>
    </item>
    <item>
      <title>Re: IEEE 1588 test  header in LS1046ARDB</title>
      <link>https://community.nxp.com/t5/Layerscape/IEEE-1588-test-header-in-LS1046ARDB/m-p/1379982#M9549</link>
      <description>&lt;P&gt;IEEE 1588 Test Header on LS1046A-RDB carries the central chip inputs and outputs&lt;BR /&gt;related to LS1046A IEEE 1588 dedicated timer. You can find a description &lt;BR /&gt;of these signals in &lt;A href="https://www.nxp.com/webapp/Download?colCode=LS1046ADPAARM" target="_self"&gt;LS1046ADPAARM&lt;/A&gt;, Section 7.3. LS1046A IEEE 1588 hardware &lt;BR /&gt;assist unit does not synchronize with any PHY as the specification of the&lt;BR /&gt;protocol does not require such synchronization.&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;BR /&gt;Platon&lt;/P&gt;</description>
      <pubDate>Wed, 01 Dec 2021 18:21:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/IEEE-1588-test-header-in-LS1046ARDB/m-p/1379982#M9549</guid>
      <dc:creator>bpe</dc:creator>
      <dc:date>2021-12-01T18:21:59Z</dc:date>
    </item>
    <item>
      <title>Re: IEEE 1588 test  header in LS1046ARDB</title>
      <link>https://community.nxp.com/t5/Layerscape/IEEE-1588-test-header-in-LS1046ARDB/m-p/1380376#M9554</link>
      <description>&lt;P&gt;Thank you platon,&lt;/P&gt;&lt;P&gt;So, the 64bit Precision 1588 timer within LS1046A is majorly used to provide Time to the Ethernet controller( which will use this timing data to timestamp their own packets in network) if connected. Is my understanding Correct? Could you please share any schematic related to this just for better understanding.&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Urmila P.&lt;/P&gt;</description>
      <pubDate>Thu, 02 Dec 2021 07:19:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/IEEE-1588-test-header-in-LS1046ARDB/m-p/1380376#M9554</guid>
      <dc:creator>Urmila_123</dc:creator>
      <dc:date>2021-12-02T07:19:06Z</dc:date>
    </item>
    <item>
      <title>Re: IEEE 1588 test  header in LS1046ARDB</title>
      <link>https://community.nxp.com/t5/Layerscape/IEEE-1588-test-header-in-LS1046ARDB/m-p/1382547#M9592</link>
      <description>&lt;P&gt;The main purpose of LS1046A IEEE 1588 Timer Module is to keep the network- &lt;BR /&gt;synchronized time. Frame timestamping is one of the mechanisms necessary for&lt;BR /&gt;synchronization over the network. If you wish to understand the internal structure&lt;BR /&gt;of the unit, study LS1046ADPAARM, Section 7.6 and Figure 7-15. As of the&lt;BR /&gt;external connections, none is mandatory except the standard PHY connection.&lt;BR /&gt;There are no reference schematics except available evaluation and development&lt;BR /&gt;board ones:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/layerscape-processors/layerscape-1046a-and-1026a-processors:LS1046A?tab=Design_Tools_Tab#t763" target="_blank"&gt;https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/layerscape-processors/layerscape-1046a-and-1026a-processors:LS1046A?tab=Design_Tools_Tab#t763&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;BR /&gt;Platon&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 07 Dec 2021 09:41:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/IEEE-1588-test-header-in-LS1046ARDB/m-p/1382547#M9592</guid>
      <dc:creator>bpe</dc:creator>
      <dc:date>2021-12-07T09:41:40Z</dc:date>
    </item>
  </channel>
</rss>

