<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックRe: SPI AS RGMII MANAGEMENT INTERFACE</title>
    <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492277#M954</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The RGMII issue is solved by configuring RTL8365MB switch.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 12 Jan 2016 07:44:35 GMT</pubDate>
    <dc:creator>prabinca4u</dc:creator>
    <dc:date>2016-01-12T07:44:35Z</dc:date>
    <item>
      <title>SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492269#M946</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm Working On LS1021A-IOT board REF board (REV 1), SDK V1.8. My current task is to bring up RGMII interface on LS1021A-IOT board.It uses dspi for managing the RGMII, The RGMII is eTSEC3. But RGMII is never working on my board. I tried to access RGMII register via SPI, but I didn’t get any response from RGMII. Do I need further configuration for setting up SPI as RGMII management interface(In device tree or kernel driver).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks In advance&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Dec 2015 09:45:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492269#M946</guid>
      <dc:creator>prabinca4u</dc:creator>
      <dc:date>2015-12-17T09:45:22Z</dc:date>
    </item>
    <item>
      <title>Re: SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492270#M947</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Prabin,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am also facing issue with RGMII interface on LS1021AIOT (Rev 1) reference board. (Yocto SDK v1.8, board schematic REV B3). &lt;/P&gt;&lt;P&gt;The reference SDK is downloaded from Freescale/NXP portal for this reference board, and by default the the Realtek switch should work with this image. But it doesn't.&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The eth2 connected switch is configured in RGMII mode in hardware, and in RCW, device tree also. The management bus is SPI, not MDIO unlike eth0 and eth1 (In eth0 and eth1 management bus is MDIO, and data bus is SGMII configuration). But on 'ethtool eth2' command, in fsl-image-rds image it shows interface supported is MII. I dont know whats the issue..&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Dec 2015 12:48:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492270#M947</guid>
      <dc:creator>arunkr</dc:creator>
      <dc:date>2015-12-17T12:48:17Z</dc:date>
    </item>
    <item>
      <title>Re: SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492271#M948</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks Mr Arun For putting this queries also. I'm also thinking that is the problem.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Dec 2015 12:54:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492271#M948</guid>
      <dc:creator>prabinca4u</dc:creator>
      <dc:date>2015-12-17T12:54:25Z</dc:date>
    </item>
    <item>
      <title>Re: SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492272#M949</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;Look at attached file. Find the rtlinit in this file.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Pavel&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 23 Dec 2015 05:21:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492272#M949</guid>
      <dc:creator>Pavel</dc:creator>
      <dc:date>2015-12-23T05:21:17Z</dc:date>
    </item>
    <item>
      <title>Re: SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492273#M950</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks &lt;STRONG&gt;Pavel &lt;/STRONG&gt;​ Let me try this....&lt;SPAN class="j-post-author"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="j-post-author"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="j-post-author"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 23 Dec 2015 06:07:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492273#M950</guid>
      <dc:creator>prabinca4u</dc:creator>
      <dc:date>2015-12-23T06:07:36Z</dc:date>
    </item>
    <item>
      <title>Re: SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492274#M951</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Now i'm able to configure Registers of RGMII switch via SPI, And able to send TX data and TX clock (125 MHZ) from ETSEC to RGMII switch, But not coming data out from RGMII switch to LAN Port. Similarly not getting RX clock and RX data from RGMII switch to ETSEC (while pinging from My host PC to LS1 board).&lt;/P&gt;&lt;P&gt;Please Advice me......!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Dec 2015 04:34:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492274#M951</guid>
      <dc:creator>prabinca4u</dc:creator>
      <dc:date>2015-12-24T04:34:04Z</dc:date>
    </item>
    <item>
      <title>Re: SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492275#M952</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;Check the RCW for your processor. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;Is the EC3 correctly on your board?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;Is the TSEC3 enabled on your board?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;Test the TSEC on your board using internal loopback. See the Section &lt;/SPAN&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt;"&gt;20.9.3.13 of the LS1021A Reference Manual.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Pavel&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Dec 2015 07:06:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492275#M952</guid>
      <dc:creator>Pavel</dc:creator>
      <dc:date>2015-12-24T07:06:02Z</dc:date>
    </item>
    <item>
      <title>Re: SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492276#M953</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Pavel &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;eTSEC3&lt;/STRONG&gt; is already enabled in &lt;STRONG&gt;RCW&lt;/STRONG&gt; (&lt;STRONG&gt;RCW_422_424 = 000&lt;/STRONG&gt;) and Internal hardware Loop backing of eTSE3 is working in MAC(LS1021A-IOT) side fine.&lt;/P&gt;&lt;P&gt;I'm getting the given print from kernel when do internal loop back "&lt;STRONG&gt;received packet on eth2 with own address as source address&lt;/STRONG&gt;"&lt;/P&gt;&lt;P&gt; The processor side seems to okei for RGMII&lt;/P&gt;&lt;P&gt;Then what may be the problem.???&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 29 Dec 2015 11:54:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492276#M953</guid>
      <dc:creator>prabinca4u</dc:creator>
      <dc:date>2015-12-29T11:54:12Z</dc:date>
    </item>
    <item>
      <title>Re: SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492277#M954</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The RGMII issue is solved by configuring RTL8365MB switch.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 12 Jan 2016 07:44:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492277#M954</guid>
      <dc:creator>prabinca4u</dc:creator>
      <dc:date>2016-01-12T07:44:35Z</dc:date>
    </item>
    <item>
      <title>Re: SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492278#M955</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Prabin,&lt;/P&gt;&lt;P&gt;How do you configure the RTL8365MB switch&amp;nbsp; in the SDK (via kernel, device tree or application)&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 31 Aug 2016 20:20:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492278#M955</guid>
      <dc:creator>dineshkumarpara</dc:creator>
      <dc:date>2016-08-31T20:20:43Z</dc:date>
    </item>
    <item>
      <title>Re: SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492279#M956</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi ,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am working on similar product based on ls1021aiot based design but we are using broadcom switch and we don't have any other interface. Is there a way to configure switch at u-boot. I will appreciate any pointers.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in Advance !!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 14 Jul 2017 13:03:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492279#M956</guid>
      <dc:creator>dhruvalpatel</dc:creator>
      <dc:date>2017-07-14T13:03:06Z</dc:date>
    </item>
    <item>
      <title>Re: SPI AS RGMII MANAGEMENT INTERFACE</title>
      <link>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492280#M957</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;How you configuring&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;RTL8365MB&lt;SPAN&gt;&amp;nbsp;?&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 27 Dec 2019 23:03:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SPI-AS-RGMII-MANAGEMENT-INTERFACE/m-p/492280#M957</guid>
      <dc:creator>wilkxt</dc:creator>
      <dc:date>2019-12-27T23:03:54Z</dc:date>
    </item>
  </channel>
</rss>

