<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Layerscape中的主题 Re: Read interrupt ID on LS1046A via CodeWarrior</title>
    <link>https://community.nxp.com/t5/Layerscape/Read-interrupt-ID-on-LS1046A-via-CodeWarrior/m-p/1373050#M9405</link>
    <description>&lt;P&gt;See the Table 5-1 in LS1046a Reference Manual:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=LS1046ARM" target="_blank"&gt;https://www.nxp.com/webapp/Download?colCode=LS1046ARM&lt;/A&gt;&lt;/P&gt;</description>
    <pubDate>Thu, 18 Nov 2021 02:14:22 GMT</pubDate>
    <dc:creator>Pavel</dc:creator>
    <dc:date>2021-11-18T02:14:22Z</dc:date>
    <item>
      <title>Read interrupt ID on LS1046A via CodeWarrior</title>
      <link>https://community.nxp.com/t5/Layerscape/Read-interrupt-ID-on-LS1046A-via-CodeWarrior/m-p/1372147#M9379</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;As part of some HW preliminary tests, I am trying to monitor if two external interrupt signals (IRQ00 and IRQ02) are being detected by the processor. I see that they are directly routed to GIC-400 within the processor, but I am not sure about which address I should read to get the interrupt ID.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you in advance.&lt;/P&gt;</description>
      <pubDate>Tue, 16 Nov 2021 17:03:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Read-interrupt-ID-on-LS1046A-via-CodeWarrior/m-p/1372147#M9379</guid>
      <dc:creator>AngelMorales</dc:creator>
      <dc:date>2021-11-16T17:03:49Z</dc:date>
    </item>
    <item>
      <title>Re: Read interrupt ID on LS1046A via CodeWarrior</title>
      <link>https://community.nxp.com/t5/Layerscape/Read-interrupt-ID-on-LS1046A-via-CodeWarrior/m-p/1373050#M9405</link>
      <description>&lt;P&gt;See the Table 5-1 in LS1046a Reference Manual:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=LS1046ARM" target="_blank"&gt;https://www.nxp.com/webapp/Download?colCode=LS1046ARM&lt;/A&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 18 Nov 2021 02:14:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Read-interrupt-ID-on-LS1046A-via-CodeWarrior/m-p/1373050#M9405</guid>
      <dc:creator>Pavel</dc:creator>
      <dc:date>2021-11-18T02:14:22Z</dc:date>
    </item>
    <item>
      <title>Re: Read interrupt ID on LS1046A via CodeWarrior</title>
      <link>https://community.nxp.com/t5/Layerscape/Read-interrupt-ID-on-LS1046A-via-CodeWarrior/m-p/1431297#M10245</link>
      <description>&lt;P&gt;Does it mean that they appear on address 0x141_0D18? Or the first 32 bits belongs to the&amp;nbsp;GICD_PPISR register and it is register at 0x141_0D14?&lt;/P&gt;</description>
      <pubDate>Mon, 21 Mar 2022 12:39:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Read-interrupt-ID-on-LS1046A-via-CodeWarrior/m-p/1431297#M10245</guid>
      <dc:creator>carlosterleirai</dc:creator>
      <dc:date>2022-03-21T12:39:02Z</dc:date>
    </item>
  </channel>
</rss>

