<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックRe: LS1021A CPLD code</title>
    <link>https://community.nxp.com/t5/Layerscape/LS1021A-CPLD-code/m-p/485428#M897</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Serguei,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for the answer.&lt;/P&gt;&lt;P&gt;My question was specific to the&amp;nbsp; LS102xA.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I do realize that it is not mandatory to use a CPLD but it helps in setting up the correct RCW. So since this is already done by NXP, I was considering if the NXP Apps engineer, that created the CPLD code, had created a flow chart (or a table) to guide him when he was generating the RTL code. If this was available this gives a head start to duplicate or modify the CPLD code on a customer board. I already downloaded the CPLD code from extranet. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks again for both your answers (ECC and CPLD).&lt;/P&gt;&lt;P&gt;SPA&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 14 Jan 2016 17:38:00 GMT</pubDate>
    <dc:creator>Sebster</dc:creator>
    <dc:date>2016-01-14T17:38:00Z</dc:date>
    <item>
      <title>LS1021A CPLD code</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1021A-CPLD-code/m-p/485426#M895</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Would it be possible to get an explanation of exactly what is the CPLD doing? A flowchart or step-by-step explanations? I realize it's providing the RCW to the processor and controlling the POR. But as one is trying to design a board, one needs to understand exactly what the CPLD code does and how to modify it for or one's specific needs. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please let me&amp;nbsp; know&lt;/P&gt;&lt;P&gt;Thanks in advance!&lt;/P&gt;&lt;P&gt;SPA&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 12 Jan 2016 22:51:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1021A-CPLD-code/m-p/485426#M895</guid>
      <dc:creator>Sebster</dc:creator>
      <dc:date>2016-01-12T22:51:30Z</dc:date>
    </item>
    <item>
      <title>Re: LS1021A CPLD code</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1021A-CPLD-code/m-p/485427#M896</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="margin-top: auto; margin-bottom: auto;"&gt;&lt;SPAN lang="EN-US" style="font-size: 12.0pt; font-family: 'Times New Roman','serif';"&gt;The LS1021A itself&amp;nbsp; does not required for any CPLD. I.e. using CPLD in LS1021A based sytem is not mandatory. I guess you mean some board based on the LS1021A. But I do not see which one. For example the LS1021A-IOT Gateway Reference Design Board has CPLD. Correspondingly QorIQ LS1021A-IOT Gateway Reference Design Board Reference Manual explains the CPLD system controller architecture in chapter 4. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &lt;SPAN lang="EN-US" style="font-size: 12.0pt; font-family: 'Times New Roman','serif';"&gt;If you need for CPLD code of any NXP reference design board please &lt;/SPAN&gt;&lt;SPAN lang="EN-US" style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt; open a service case. Please see &lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif';"&gt;&lt;A _jive_internal="true" data-containerid="2009" data-containertype="14" data-content-finding="Community" data-objectid="381898" data-objecttype="1" href="https://community.nxp.com/thread/381898"&gt;How I could create a Service Request?&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 13 Jan 2016 12:58:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1021A-CPLD-code/m-p/485427#M896</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2016-01-13T12:58:07Z</dc:date>
    </item>
    <item>
      <title>Re: LS1021A CPLD code</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1021A-CPLD-code/m-p/485428#M897</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Serguei,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for the answer.&lt;/P&gt;&lt;P&gt;My question was specific to the&amp;nbsp; LS102xA.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I do realize that it is not mandatory to use a CPLD but it helps in setting up the correct RCW. So since this is already done by NXP, I was considering if the NXP Apps engineer, that created the CPLD code, had created a flow chart (or a table) to guide him when he was generating the RTL code. If this was available this gives a head start to duplicate or modify the CPLD code on a customer board. I already downloaded the CPLD code from extranet. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks again for both your answers (ECC and CPLD).&lt;/P&gt;&lt;P&gt;SPA&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 14 Jan 2016 17:38:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1021A-CPLD-code/m-p/485428#M897</guid>
      <dc:creator>Sebster</dc:creator>
      <dc:date>2016-01-14T17:38:00Z</dc:date>
    </item>
  </channel>
</rss>

