<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Problem interfacing PCIe to UART (XR17V35X) with LS1043ARDB in Layerscape</title>
    <link>https://community.nxp.com/t5/Layerscape/Problem-interfacing-PCIe-to-UART-XR17V35X-with-LS1043ARDB/m-p/1317045#M8631</link>
    <description>&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; I am trying to interface XR17V354 (PCIe to 4 UARTs) with LS1043ARDB and the device sits on PCIe2. When i restart the board, booting gets stopped as show in the boot log attached.&lt;/P&gt;&lt;P&gt;When the device is not interfaced, booting happens successfully. Please help me with this issue.&lt;/P&gt;&lt;P&gt;Also let me know if any changes are required in DTSI file, Driver source file (attached for your reference) for proper working of XR17V354 interface.&lt;/P&gt;&lt;P&gt;Thanks in advance.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 03 Aug 2021 05:30:56 GMT</pubDate>
    <dc:creator>TrinathK</dc:creator>
    <dc:date>2021-08-03T05:30:56Z</dc:date>
    <item>
      <title>Problem interfacing PCIe to UART (XR17V35X) with LS1043ARDB</title>
      <link>https://community.nxp.com/t5/Layerscape/Problem-interfacing-PCIe-to-UART-XR17V35X-with-LS1043ARDB/m-p/1317045#M8631</link>
      <description>&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; I am trying to interface XR17V354 (PCIe to 4 UARTs) with LS1043ARDB and the device sits on PCIe2. When i restart the board, booting gets stopped as show in the boot log attached.&lt;/P&gt;&lt;P&gt;When the device is not interfaced, booting happens successfully. Please help me with this issue.&lt;/P&gt;&lt;P&gt;Also let me know if any changes are required in DTSI file, Driver source file (attached for your reference) for proper working of XR17V354 interface.&lt;/P&gt;&lt;P&gt;Thanks in advance.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 03 Aug 2021 05:30:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Problem-interfacing-PCIe-to-UART-XR17V35X-with-LS1043ARDB/m-p/1317045#M8631</guid>
      <dc:creator>TrinathK</dc:creator>
      <dc:date>2021-08-03T05:30:56Z</dc:date>
    </item>
    <item>
      <title>Re: Problem interfacing PCIe to UART (XR17V35X) with LS1043ARDB</title>
      <link>https://community.nxp.com/t5/Layerscape/Problem-interfacing-PCIe-to-UART-XR17V35X-with-LS1043ARDB/m-p/1319027#M8657</link>
      <description>&lt;P&gt;In the provided log the XR17V354 is discovered and allocated properly.&lt;/P&gt;
&lt;P&gt;Please check whether console output is switched to the XR17V354 port.&lt;/P&gt;</description>
      <pubDate>Thu, 05 Aug 2021 11:59:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Problem-interfacing-PCIe-to-UART-XR17V35X-with-LS1043ARDB/m-p/1319027#M8657</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2021-08-05T11:59:56Z</dc:date>
    </item>
  </channel>
</rss>

