Not able to program OTPMK on DevBoard LX2160A

csr202 — Mon, 26 Jul 2021 21:44:20 GMT

I'm checking the User guide for LSSDK 20.12 and in the page 306 says:

Enable POVDD on LX2160ARDB:
• Put J9 to enable PROG_SFP

Program OTPMK
• Check initial SNVS state

=> md $SNVS_HPSR_REG
88000900
OR
=> md 1e90014
88000900

The second nibble indicates that the OTPMK is not blown

But if I execute the command, the output is like this:

=> md 1e90014
01e90014: 00000000 00000000 ........

I also could not find this register (SNVS or 1e90014) in code warrior tool (under Peripherals->SFP) using JTAG through CWTAP

Does it means my board has the secure boot fused?

Re: Not able to program OTPMK on DevBoard LX2160A

yipingwang — Tue, 27 Jul 2021 03:23:04 GMT

There is problem with u-boot. You could read SNVS_HPSR_REG through CCS, please refer to the following procedure to program OTPMK fuse through CCS.

% delete all
% config cc cwtap:10.193.20.191
% ccs::config_server 0 10000
CodeWarrior TAP executable differs from local file.
CodeWarrior TAP Boot Loader version 1.0.1
CodeWarrior TAP OS version 1.0.4
Sending code to CodeWarrior TAP.........done
Running package script
% ccs::config_chain {lx2160a dap}
% display ccs::get_config_chain
Chain Position 0: LX2160A
Chain Position 1: CoreSight ATB Funnel
Chain Position 2: CoreSight TMC
Chain Position 3: CoreSight TMC
Chain Position 4: CoreSight ATB Funnel
Chain Position 5: CoreSight ATB Funnel
Chain Position 6: CoreSight ATB Funnel
Chain Position 7: CoreSight ATB Funnel
Chain Position 8: CoreSight ATB Funnel
Chain Position 9: CoreSight TMC
Chain Position 10: CoreSight TMC
Chain Position 11: CoreSight CTI
Chain Position 12: CoreSight CTI
Chain Position 13: CoreSight CTI
Chain Position 14: CoreSight ATB Funnel
Chain Position 15: CoreSight TMC
Chain Position 16: LSDPAA2
Chain Position 17: Cortex-A5
Chain Position 18: Cortex-A5 PMU
Chain Position 19: z4201Mn3
Chain Position 20: z4201Mn3
Chain Position 21: Cortex-A72
Chain Position 22: CoreSight CTI
Chain Position 23: Cortex-A72 PMU
Chain Position 24: Cortex-A72 ETM
Chain Position 25: Cortex-A72
Chain Position 26: CoreSight CTI
Chain Position 27: Cortex-A72 PMU
Chain Position 28: Cortex-A72 ETM
Chain Position 29: Cortex-A72
Chain Position 30: CoreSight CTI
Chain Position 31: Cortex-A72 PMU
Chain Position 32: Cortex-A72 ETM
Chain Position 33: Cortex-A72
Chain Position 34: CoreSight CTI
Chain Position 35: Cortex-A72 PMU
Chain Position 36: Cortex-A72 ETM
Chain Position 37: Cortex-A72
Chain Position 38: CoreSight CTI
Chain Position 39: Cortex-A72 PMU
Chain Position 40: Cortex-A72 ETM
Chain Position 41: Cortex-A72
Chain Position 42: CoreSight CTI
Chain Position 43: Cortex-A72 PMU
Chain Position 44: Cortex-A72 ETM
Chain Position 45: Cortex-A72
Chain Position 46: CoreSight CTI
Chain Position 47: Cortex-A72 PMU
Chain Position 48: Cortex-A72 ETM
Chain Position 49: Cortex-A72
Chain Position 50: CoreSight CTI
Chain Position 51: Cortex-A72 PMU
Chain Position 52: Cortex-A72 ETM
Chain Position 53: Cortex-A72
Chain Position 54: CoreSight CTI
Chain Position 55: Cortex-A72 PMU
Chain Position 56: Cortex-A72 ETM
Chain Position 57: Cortex-A72
Chain Position 58: CoreSight CTI
Chain Position 59: Cortex-A72 PMU
Chain Position 60: Cortex-A72 ETM
Chain Position 61: Cortex-A72
Chain Position 62: CoreSight CTI
Chain Position 63: Cortex-A72 PMU
Chain Position 64: Cortex-A72 ETM
Chain Position 65: Cortex-A72
Chain Position 66: CoreSight CTI
Chain Position 67: Cortex-A72 PMU
Chain Position 68: Cortex-A72 ETM
Chain Position 69: Cortex-A72
Chain Position 70: CoreSight CTI
Chain Position 71: Cortex-A72 PMU
Chain Position 72: Cortex-A72 ETM
Chain Position 73: Cortex-A72
Chain Position 74: CoreSight CTI
Chain Position 75: Cortex-A72 PMU
Chain Position 76: Cortex-A72 ETM
Chain Position 77: Cortex-A72
Chain Position 78: CoreSight CTI
Chain Position 79: Cortex-A72 PMU
Chain Position 80: Cortex-A72 ETM
Chain Position 81: Cortex-A72
Chain Position 82: CoreSight CTI
Chain Position 83: Cortex-A72 PMU
Chain Position 84: Cortex-A72 ETM
Chain Position 85: DAP
Chain Position 86: SAP2
% ccs::display_mem 86 0x1e90014 4 0 4
+0 +4 +8 +C
[0x01E90014] 88002B00 80000000 00000000 00000000
%
% ccs::write_mem 86 0x1e80234 4 0 0xa29a0b2c
ccs::write_mem 86 0x1e80238 4 0 0x2c8cd201
ccs::write_mem 86 0x1e8023c 4 0 0x84027ca8
ccs::write_mem 86 0x1e80240 4 0 0x8e13c7b9
ccs::write_mem 86 0x1e80244 4 0 0xa0b9d347
ccs::write_mem 86 0x1e80248 4 0 0x50ef2622
ccs::write_mem 86 0x1e8024c 4 0 0x98a92efd
ccs::write_mem 86 0x1e80250 4 0 0xed53d1c3

% ccs::display_mem 86 0x1e90014 4 0 4
+0 +4 +8 +C
[0x01E90014] 80002B00 80000000 00000000 00000000
% ccs::write_mem 86 0x1e80020 4 0 0x2

topic Re: Not able to program OTPMK on DevBoard LX2160A in Layerscape

Not able to program OTPMK on DevBoard LX2160A

Re: Not able to program OTPMK on DevBoard LX2160A