<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: SERDES 3-taps equalization LX2160 in Layerscape</title>
    <link>https://community.nxp.com/t5/Layerscape/SERDES-3-taps-equalization-LX2160/m-p/1286988#M8144</link>
    <description>&lt;P&gt;Let's continue in the Technical Case #00361573&lt;/P&gt;</description>
    <pubDate>Thu, 03 Jun 2021 17:22:00 GMT</pubDate>
    <dc:creator>ufedor</dc:creator>
    <dc:date>2021-06-03T17:22:00Z</dc:date>
    <item>
      <title>SERDES 3-taps equalization LX2160</title>
      <link>https://community.nxp.com/t5/Layerscape/SERDES-3-taps-equalization-LX2160/m-p/1286678#M8137</link>
      <description>&lt;P&gt;Dear,&lt;/P&gt;&lt;P&gt;I would like to perform a 3-tap equalization on SERDES 1 of LX2160 (lanes 4 to 7).&lt;/P&gt;&lt;P&gt;I write into register LNmTECRO at address 0x1ea0c30 (lane 4) to address 0x1ea0f30 (lane 7) the parameters (pre, post and main cursor) but nothing change on the signal (seen with an oscilloscope).&lt;/P&gt;&lt;P&gt;Is there an other register to write in to activate equalization ?&lt;/P&gt;&lt;P&gt;Thank you !&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Jun 2021 08:58:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SERDES-3-taps-equalization-LX2160/m-p/1286678#M8137</guid>
      <dc:creator>FRO</dc:creator>
      <dc:date>2021-06-03T08:58:16Z</dc:date>
    </item>
    <item>
      <title>Re: SERDES 3-taps equalization LX2160</title>
      <link>https://community.nxp.com/t5/Layerscape/SERDES-3-taps-equalization-LX2160/m-p/1286821#M8140</link>
      <description>&lt;P&gt;1) Which SerDes1 protocol is configured?&lt;/P&gt;
&lt;P&gt;2) How exactly lanes are tested? Is QCVS SerDes Validation Tool used?&lt;/P&gt;
&lt;P&gt;3) What are values of LNmTECR0 before modification, after modification and after exiting the test?&lt;/P&gt;</description>
      <pubDate>Thu, 03 Jun 2021 12:31:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SERDES-3-taps-equalization-LX2160/m-p/1286821#M8140</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2021-06-03T12:31:23Z</dc:date>
    </item>
    <item>
      <title>Re: SERDES 3-taps equalization LX2160</title>
      <link>https://community.nxp.com/t5/Layerscape/SERDES-3-taps-equalization-LX2160/m-p/1286834#M8142</link>
      <description>&lt;P&gt;1) SerDes 1 is 40G Ethernet&lt;/P&gt;&lt;P&gt;2) Lane 4, 5, 6 &amp;amp; 7, QCVS SerDes Validation Tool is &lt;STRONG&gt;not&lt;/STRONG&gt; used (direct register programming by shell command)&lt;/P&gt;&lt;P&gt;3) Before modification, values are 0x20828700 (bit 32..0) (same value on all lanes)&lt;/P&gt;&lt;P&gt;After modification, values are 0x20828710 (EQ_AMP_RED set to 0.5)&lt;/P&gt;&lt;P&gt;What do you mean by "after exiting the test"? after a reboot? If it's the case, values are set to the same as before modification (0x20828700)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 03 Jun 2021 12:51:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SERDES-3-taps-equalization-LX2160/m-p/1286834#M8142</guid>
      <dc:creator>FRO</dc:creator>
      <dc:date>2021-06-03T12:51:32Z</dc:date>
    </item>
    <item>
      <title>Re: SERDES 3-taps equalization LX2160</title>
      <link>https://community.nxp.com/t5/Layerscape/SERDES-3-taps-equalization-LX2160/m-p/1286988#M8144</link>
      <description>&lt;P&gt;Let's continue in the Technical Case #00361573&lt;/P&gt;</description>
      <pubDate>Thu, 03 Jun 2021 17:22:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/SERDES-3-taps-equalization-LX2160/m-p/1286988#M8144</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2021-06-03T17:22:00Z</dc:date>
    </item>
  </channel>
</rss>

