<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LS1043AQDS: QSPI in Layerscape</title>
    <link>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1283422#M8098</link>
    <description>&lt;DIV&gt;And you have any idea what can be wrong in our tests: using the QSPI flash MX25L25635FZ2I-10G and write the RCW file&amp;nbsp;rcw_1600_qspiboot.bin.swapped from packages/firmware/rcw/ls1043aqds/RR_FQPP_1455/ in address 0x0, and u-boot.bin/u-boot-dtb.bin (generated using&amp;nbsp;ls1043aqds_qspi_defconfig) in address 0x100000 we could not seen any output/print in our board.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Best regards&lt;/DIV&gt;</description>
    <pubDate>Thu, 27 May 2021 11:13:52 GMT</pubDate>
    <dc:creator>carlos-m-ribeiro</dc:creator>
    <dc:date>2021-05-27T11:13:52Z</dc:date>
    <item>
      <title>LS1043AQDS: QSPI</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1281674#M8069</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Can you help us about the reference/manufacturer of the QSPI that you used during the tests with LS1043AQDS u-boot?&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;</description>
      <pubDate>Tue, 25 May 2021 09:00:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1281674#M8069</guid>
      <dc:creator>carlos-m-ribeiro</dc:creator>
      <dc:date>2021-05-25T09:00:32Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043AQDS: QSPI</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1281969#M8075</link>
      <description>&lt;P&gt;S25FL128SAGMFIR0 on a riser card was used.&lt;/P&gt;</description>
      <pubDate>Tue, 25 May 2021 16:34:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1281969#M8075</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2021-05-25T16:34:01Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043AQDS: QSPI</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1282444#M8085</link>
      <description>&lt;P&gt;And would you know if these QSPI flashes are also compatible with LS1043AQDS: Winbond W25Q256JWEIQ and Macronix MX25L25635FZ2I-10G?&lt;/P&gt;&lt;P&gt;Thank you again&lt;/P&gt;</description>
      <pubDate>Wed, 26 May 2021 09:08:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1282444#M8085</guid>
      <dc:creator>carlos-m-ribeiro</dc:creator>
      <dc:date>2021-05-26T09:08:41Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043AQDS: QSPI</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1282535#M8086</link>
      <description>&lt;P&gt;QSPI controller of the LS1043A has flexible sequence engine to support various flash vendor devices.&lt;/P&gt;</description>
      <pubDate>Wed, 26 May 2021 11:18:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1282535#M8086</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2021-05-26T11:18:26Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043AQDS: QSPI</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1283422#M8098</link>
      <description>&lt;DIV&gt;And you have any idea what can be wrong in our tests: using the QSPI flash MX25L25635FZ2I-10G and write the RCW file&amp;nbsp;rcw_1600_qspiboot.bin.swapped from packages/firmware/rcw/ls1043aqds/RR_FQPP_1455/ in address 0x0, and u-boot.bin/u-boot-dtb.bin (generated using&amp;nbsp;ls1043aqds_qspi_defconfig) in address 0x100000 we could not seen any output/print in our board.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Best regards&lt;/DIV&gt;</description>
      <pubDate>Thu, 27 May 2021 11:13:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1283422#M8098</guid>
      <dc:creator>carlos-m-ribeiro</dc:creator>
      <dc:date>2021-05-27T11:13:52Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043AQDS: QSPI</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1283637#M8100</link>
      <description>&lt;DIV&gt;Using ls1043aqds in our board we can not seen any CPU accesses to QSPI, and we guaranty that bootstraps are correctly. What we should do to view CPU accesses to QSPI.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Thank you.&lt;/DIV&gt;</description>
      <pubDate>Thu, 27 May 2021 17:13:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1283637#M8100</guid>
      <dc:creator>carlos-m-ribeiro</dc:creator>
      <dc:date>2021-05-27T17:13:00Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043AQDS: QSPI</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1283832#M8102</link>
      <description>&lt;P&gt;It is required to doublecheck the processor connection schematics referring the Design Checklist and evaluation board design files.&lt;/P&gt;
&lt;P&gt;Also check that TRST_B is pulsed low (asserted) during POR sequence.&lt;/P&gt;</description>
      <pubDate>Fri, 28 May 2021 03:18:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043AQDS-QSPI/m-p/1283832#M8102</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2021-05-28T03:18:11Z</dc:date>
    </item>
  </channel>
</rss>

