<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックProblem with LS101046a initial DDR4 UDIMM ERROR</title>
    <link>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1245743#M7666</link>
    <description>&lt;P&gt;My board start and print error message as below and halt, the UDIMM is MTA18ASF1G72AZ-2G3B1ZG ERROR message:&lt;/P&gt;&lt;P&gt;Authentication failure&lt;/P&gt;&lt;P&gt;NOTICE: UDIMM 18ASF1G72AZ-2G6B1&lt;/P&gt;&lt;P&gt;ERROR: Found training error(s): 0x2100&lt;/P&gt;&lt;P&gt;ERROR: Error: Waiting for D_INIT timeout.&lt;/P&gt;&lt;P&gt;ERROR: Writing DDR register(s) failed&lt;/P&gt;&lt;P&gt;ERROR: Programing DDRC error&lt;/P&gt;&lt;P&gt;ERROR: DDR init failed.&lt;/P&gt;&lt;P&gt;NOTICE: Incorrect DRAM0 size is defined in platfor_def.h&lt;/P&gt;&lt;P&gt;ERROR: mmap_add_region_check() failed. error -22&lt;/P&gt;&lt;P&gt;ERROR: mmap_add_region_check() failed. error -22&lt;/P&gt;&lt;P&gt;NOTICE: BL2: v1.5(release):v1.2-dirty&lt;/P&gt;&lt;P&gt;NOTICE: BL2: Built : 14:30:52, Mar 15 2021&lt;/P&gt;&lt;P&gt;ERROR: SD read error - DMA error = 10000000&lt;/P&gt;&lt;P&gt;ERROR: Read error = fffffffb&lt;/P&gt;&lt;P&gt;ERROR: BL2: Failed to load image (-2)&lt;/P&gt;&lt;P&gt;Authentication failure&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;thanks！&lt;/P&gt;</description>
    <pubDate>Mon, 15 Mar 2021 13:49:14 GMT</pubDate>
    <dc:creator>Lukelin</dc:creator>
    <dc:date>2021-03-15T13:49:14Z</dc:date>
    <item>
      <title>Problem with LS101046a initial DDR4 UDIMM ERROR</title>
      <link>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1245743#M7666</link>
      <description>&lt;P&gt;My board start and print error message as below and halt, the UDIMM is MTA18ASF1G72AZ-2G3B1ZG ERROR message:&lt;/P&gt;&lt;P&gt;Authentication failure&lt;/P&gt;&lt;P&gt;NOTICE: UDIMM 18ASF1G72AZ-2G6B1&lt;/P&gt;&lt;P&gt;ERROR: Found training error(s): 0x2100&lt;/P&gt;&lt;P&gt;ERROR: Error: Waiting for D_INIT timeout.&lt;/P&gt;&lt;P&gt;ERROR: Writing DDR register(s) failed&lt;/P&gt;&lt;P&gt;ERROR: Programing DDRC error&lt;/P&gt;&lt;P&gt;ERROR: DDR init failed.&lt;/P&gt;&lt;P&gt;NOTICE: Incorrect DRAM0 size is defined in platfor_def.h&lt;/P&gt;&lt;P&gt;ERROR: mmap_add_region_check() failed. error -22&lt;/P&gt;&lt;P&gt;ERROR: mmap_add_region_check() failed. error -22&lt;/P&gt;&lt;P&gt;NOTICE: BL2: v1.5(release):v1.2-dirty&lt;/P&gt;&lt;P&gt;NOTICE: BL2: Built : 14:30:52, Mar 15 2021&lt;/P&gt;&lt;P&gt;ERROR: SD read error - DMA error = 10000000&lt;/P&gt;&lt;P&gt;ERROR: Read error = fffffffb&lt;/P&gt;&lt;P&gt;ERROR: BL2: Failed to load image (-2)&lt;/P&gt;&lt;P&gt;Authentication failure&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;thanks！&lt;/P&gt;</description>
      <pubDate>Mon, 15 Mar 2021 13:49:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1245743#M7666</guid>
      <dc:creator>Lukelin</dc:creator>
      <dc:date>2021-03-15T13:49:14Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with LS101046a initial DDR4 UDIMM ERROR</title>
      <link>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1246317#M7675</link>
      <description>&lt;P&gt;As report mentions, the problem happens during DDR4 training procedure. This can be a result of hw or sw issues. In turn this can include incorrect DDR bus clock setting, incorrect schematics and/or layout of the DDR interface, power supply issues...&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 16 Mar 2021 09:40:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1246317#M7675</guid>
      <dc:creator>Bulat</dc:creator>
      <dc:date>2021-03-16T09:40:33Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with LS101046a initial DDR4 UDIMM ERROR</title>
      <link>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1246406#M7677</link>
      <description>&lt;P&gt;The board works all rights until I disassemble&amp;nbsp; the OSC of&amp;nbsp; SD1_REFCLK2 and reassemble the OSC and the probem appear.&amp;nbsp; The SD1_REFCLK2 is normal 156.25MHz before&amp;nbsp;disassembling and&amp;nbsp;reassembling. I don't what is the matter.&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Would SD_REFCLK(AC amplitude and common Voltage) affect the DDR4 initial&amp;nbsp; training?&lt;/P&gt;</description>
      <pubDate>Tue, 16 Mar 2021 11:42:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1246406#M7677</guid>
      <dc:creator>Lukelin</dc:creator>
      <dc:date>2021-03-16T11:42:52Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with LS101046a initial DDR4 UDIMM ERROR</title>
      <link>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1246409#M7678</link>
      <description>&lt;P&gt;&lt;STRONG&gt;What is the error &lt;/STRONG&gt;"training error(s): 0x2100" meaning?&lt;/P&gt;</description>
      <pubDate>Tue, 16 Mar 2021 11:47:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1246409#M7678</guid>
      <dc:creator>Lukelin</dc:creator>
      <dc:date>2021-03-16T11:47:51Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with LS101046a initial DDR4 UDIMM ERROR</title>
      <link>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1246426#M7679</link>
      <description>&lt;P&gt;SD_REFCLK AC amplitude and common Voltage can not affect the DDR4 initialization. Since the board worked fine before re-assembling, I can suppose that something else on the board could be damaged during re-assembling.&lt;/P&gt;
&lt;P&gt;Try to check DDR4 clock (MCK) using a scope.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 16 Mar 2021 12:16:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1246426#M7679</guid>
      <dc:creator>Bulat</dc:creator>
      <dc:date>2021-03-16T12:16:30Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with LS101046a initial DDR4 UDIMM ERROR</title>
      <link>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1504382#M11011</link>
      <description>&lt;P&gt;i am dealing the same problem，but the error code is 0x3100&lt;/P&gt;&lt;P&gt;i have already check the power reset and clock，still cant find any clue&lt;/P&gt;&lt;P&gt;any suggestion&lt;/P&gt;</description>
      <pubDate>Thu, 11 Aug 2022 01:48:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1504382#M11011</guid>
      <dc:creator>zhy666</dc:creator>
      <dc:date>2022-08-11T01:48:27Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with LS101046a initial DDR4 UDIMM ERROR</title>
      <link>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1830069#M14098</link>
      <description>&lt;P&gt;NOTICE: UDIMM 18ADF2G72AZ-2G6E1&lt;/P&gt;&lt;P&gt;NOTICE: 16 GB DDR4, 64-bit, CL=15, ECC on, CS0+CS1&lt;BR /&gt;NOTICE: BL2: v1.5(release):Devp-v0.0.0-dirty&lt;BR /&gt;NOTICE: BL2: Built : 13:41:56, Mar 14 2024&lt;BR /&gt;this is the output for long time in the tera term window which i have shown without booting the nxp board using sd card.how can i fix it&lt;/P&gt;</description>
      <pubDate>Mon, 18 Mar 2024 07:58:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Problem-with-LS101046a-initial-DDR4-UDIMM-ERROR/m-p/1830069#M14098</guid>
      <dc:creator>Rusanya_T</dc:creator>
      <dc:date>2024-03-18T07:58:41Z</dc:date>
    </item>
  </channel>
</rss>

