<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックRe: LS1043 DDR4 single chip support</title>
    <link>https://community.nxp.com/t5/Layerscape/LS1043-DDR4-single-chip-support/m-p/1232836#M7555</link>
    <description>&lt;P&gt;Errata is a confidential document available only under NDA. Please create a Technical Case using your corporate email to request the NDA signing.&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 18 Feb 2021 12:14:19 GMT</pubDate>
    <dc:creator>ufedor</dc:creator>
    <dc:date>2021-02-18T12:14:19Z</dc:date>
    <item>
      <title>LS1043 DDR4 single chip support</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043-DDR4-single-chip-support/m-p/1232061#M7542</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Is it possible use&amp;nbsp;LS1043A with single chip 16bit DDR4?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 17 Feb 2021 12:36:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043-DDR4-single-chip-support/m-p/1232061#M7542</guid>
      <dc:creator>Ajesh_Cam01</dc:creator>
      <dc:date>2021-02-17T12:36:58Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043 DDR4 single chip support</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043-DDR4-single-chip-support/m-p/1232211#M7543</link>
      <description>&lt;P&gt;It is possible - refer to the QorIQ LS1043A Reference Manual, 18.2 DDR Features:&lt;/P&gt;
&lt;P&gt;• Data bus widths supported:&lt;BR /&gt;• 32-/36-bit&lt;BR /&gt;• 16-/20-bit&lt;/P&gt;
&lt;P&gt;"/" - means with ECC.&lt;/P&gt;</description>
      <pubDate>Wed, 17 Feb 2021 17:30:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043-DDR4-single-chip-support/m-p/1232211#M7543</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2021-02-17T17:30:07Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043 DDR4 single chip support</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043-DDR4-single-chip-support/m-p/1232831#M7553</link>
      <description>&lt;P&gt;&amp;nbsp;Thanks for the reply...Is there any errata available for LS1043A. I am not able to find from product page.&lt;/P&gt;</description>
      <pubDate>Thu, 18 Feb 2021 12:02:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043-DDR4-single-chip-support/m-p/1232831#M7553</guid>
      <dc:creator>Ajesh_Cam01</dc:creator>
      <dc:date>2021-02-18T12:02:18Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043 DDR4 single chip support</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043-DDR4-single-chip-support/m-p/1232836#M7555</link>
      <description>&lt;P&gt;Errata is a confidential document available only under NDA. Please create a Technical Case using your corporate email to request the NDA signing.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 18 Feb 2021 12:14:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043-DDR4-single-chip-support/m-p/1232836#M7555</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2021-02-18T12:14:19Z</dc:date>
    </item>
  </channel>
</rss>

