<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックRe: DDR4 and ECC on LS1046</title>
    <link>https://community.nxp.com/t5/Layerscape/DDR4-and-ECC-on-LS1046/m-p/1180771#M6959</link>
    <description>&lt;P&gt;Have u met&amp;nbsp; a&amp;nbsp; NOTICE about DDR ：NOTICE: UDIMM M4DS-AGS1QC0J-BE82&amp;nbsp; when boot LS1046 ？&lt;/P&gt;&lt;P&gt;Thank u&lt;/P&gt;</description>
    <pubDate>Tue, 10 Nov 2020 12:22:10 GMT</pubDate>
    <dc:creator>atrqua</dc:creator>
    <dc:date>2020-11-10T12:22:10Z</dc:date>
    <item>
      <title>DDR4 and ECC on LS1046</title>
      <link>https://community.nxp.com/t5/Layerscape/DDR4-and-ECC-on-LS1046/m-p/667051#M2461</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;I'm approaching an LS1046 design, and I would like to use a non-ECC DDR4.&lt;/P&gt;&lt;P&gt;On the reference design ( sch-29142 ) there is the socket for a 288 pin ecc ddr4 dimm.&lt;/P&gt;&lt;P&gt;Can I avoid to use ECC, so using a 260 pin ddr4 module ?&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Filippo&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 04 May 2017 09:21:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/DDR4-and-ECC-on-LS1046/m-p/667051#M2461</guid>
      <dc:creator>Filippo</dc:creator>
      <dc:date>2017-05-04T09:21:44Z</dc:date>
    </item>
    <item>
      <title>Re: DDR4 and ECC on LS1046</title>
      <link>https://community.nxp.com/t5/Layerscape/DDR4-and-ECC-on-LS1046/m-p/667052#M2462</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Yes you can to use a non-ECC DDR4 memory. The DDR ECC is enabled in the DDR_SDRAM_CFG register. &amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 04 May 2017 10:46:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/DDR4-and-ECC-on-LS1046/m-p/667052#M2462</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2017-05-04T10:46:28Z</dc:date>
    </item>
    <item>
      <title>Re: DDR4 and ECC on LS1046</title>
      <link>https://community.nxp.com/t5/Layerscape/DDR4-and-ECC-on-LS1046/m-p/1180771#M6959</link>
      <description>&lt;P&gt;Have u met&amp;nbsp; a&amp;nbsp; NOTICE about DDR ：NOTICE: UDIMM M4DS-AGS1QC0J-BE82&amp;nbsp; when boot LS1046 ？&lt;/P&gt;&lt;P&gt;Thank u&lt;/P&gt;</description>
      <pubDate>Tue, 10 Nov 2020 12:22:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/DDR4-and-ECC-on-LS1046/m-p/1180771#M6959</guid>
      <dc:creator>atrqua</dc:creator>
      <dc:date>2020-11-10T12:22:10Z</dc:date>
    </item>
  </channel>
</rss>

