<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: How to resolve Synchronous Abort handler issue? in Layerscape</title>
    <link>https://community.nxp.com/t5/Layerscape/How-to-resolve-Synchronous-Abort-handler-issue/m-p/470469#M688</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, I have the same issue.&lt;/P&gt;&lt;P&gt;My MCU is S32V234, and use two MT41K512M16HA-125 as the DDR.&lt;/P&gt;&lt;P&gt;What the configurations should be?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 27 Dec 2018 01:04:37 GMT</pubDate>
    <dc:creator>xiexn</dc:creator>
    <dc:date>2018-12-27T01:04:37Z</dc:date>
    <item>
      <title>How to resolve Synchronous Abort handler issue?</title>
      <link>https://community.nxp.com/t5/Layerscape/How-to-resolve-Synchronous-Abort-handler-issue/m-p/470467#M686</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm using LS2085AQDS Board with EAR5 images. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Default images only i flashed. Sometimes in uboot it throws synchronous abort handler error prints and hanging there itself. If i restart after sometime, its working fine. &lt;/P&gt;&lt;P&gt;Per day it throws 4 to 5 times. This is because my work is getting delay.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I want to know why this error is occured and how to resolve it ?. I tried to trace in uboot code. But i can't get exact reason of that.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If anyone know about this issue. Please help me on this.&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Boot log is as follows (error ptint is highlighted):&lt;/P&gt;&lt;P&gt;===========================================================================&lt;/P&gt;&lt;P&gt;U-Boot 2015.07-rc1Layerscape2-SDK+gfaa9145 (Dec 21 2015 - 15:34:49)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;SoC:&amp;nbsp; LS2085E (0x87010010)&lt;/P&gt;&lt;P&gt;Clock Configuration:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; CPU0(A57):1600 MHz&amp;nbsp; CPU1(A57):1600 MHz&amp;nbsp; CPU2(A57):1600 MHz&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; CPU3(A57):1600 MHz&amp;nbsp; CPU4(A57):1600 MHz&amp;nbsp; CPU5(A57):1600 MHz&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; CPU6(A57):1600 MHz&amp;nbsp; CPU7(A57):1600 MHz&amp;nbsp; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Bus:&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 600&amp;nbsp; MHz&amp;nbsp; DDR:&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 1333.333 MT/s&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; DP-DDR:&amp;nbsp;&amp;nbsp; 1333.333 MT/s&lt;/P&gt;&lt;P&gt;Reset Configuration Word (RCW):&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 00: 40282830 40400040 00000000 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 10: 00000000 00200000 00200000 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 20: 0c212980 00002580 00000000 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 30: 00000a08 00000000 00000080 00000080&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 40: 00000000 00000000 00000000 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 50: 00000000 00000000 00000000 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 60: 00000000 00000000 00027000 00000000&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 70: 3f350000 00000000 00000000 00000000&lt;/P&gt;&lt;P&gt;Model: Freescale Layerscape 2085a QDS Board&lt;/P&gt;&lt;P&gt;I2C:&amp;nbsp;&amp;nbsp; ready&lt;/P&gt;&lt;P&gt;Board Arch: V1, Board Version: A&lt;/P&gt;&lt;P&gt;CPLD Version: A10&lt;/P&gt;&lt;P&gt;DRAM:&amp;nbsp; Initializing DDR....using SPD&lt;/P&gt;&lt;P&gt;Detected UDIMM 18ASF1G72HZ-2G1A1 &lt;/P&gt;&lt;P&gt;Detected UDIMM 18ASF1G72HZ-2G1A1 &lt;/P&gt;&lt;P&gt;15.5 GiB&lt;/P&gt;&lt;P&gt;DDR&amp;nbsp;&amp;nbsp;&amp;nbsp; 15.5 GiB (DDR4, 64-bit, CL=9, ECC on)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; DDR Controller Interleaving Mode: 256B&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; DDR Chip-Select Interleaving Mode: CS0+CS1&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;"Synchronous Abort" handler, esr 0x86000210&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;ELR:&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; fff21180&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;LR:&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; fff24858&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x0 : 00000000fff92a00 x1 : 00000000fff929d0&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x2 : 0000000000000040 x3 : 000000000000003f&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x4 : 00000000fff8bb64 x5 : 000000004f790d52&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x6 : 0000000000000000 x7 : 0000000000000000&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x8 : 00000000ffffffff x9 : 00000000cff01000&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x10: 0000000000000000 x11: 0000000000000000&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x12: 0000000000000000 x13: 0000000000000000&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x14: 0000000000000000 x15: 0000000000000000&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x16: 0000000000000000 x17: 0000000000000002&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x18: 00000000ffd1cd80 x19: 00000000fffb4f58&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x20: 0000000000000000 x21: 00000000fff7f4ac&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x22: 00000000fff90000 x23: 00000000fff8bc69&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x24: 0000000000000001 x25: 0000000000000001&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x26: 00000000fff90790 x27: 0000000000000000&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;x28: 00000000fff75738 x29: 000000003002008c&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;Resetting CPU ...&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #e23d39;"&gt;### ERROR ### Please RESET the board ###&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;===================================================================================&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;-Naveen&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 28 Jan 2016 04:56:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/How-to-resolve-Synchronous-Abort-handler-issue/m-p/470467#M686</guid>
      <dc:creator>naveennvn</dc:creator>
      <dc:date>2016-01-28T04:56:07Z</dc:date>
    </item>
    <item>
      <title>Re: How to resolve Synchronous Abort handler issue?</title>
      <link>https://community.nxp.com/t5/Layerscape/How-to-resolve-Synchronous-Abort-handler-issue/m-p/470468#M687</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;Usually similar behavior happens if incorrect DDR setting is used on this board. Restart after sometime and since it happens throws 4 to 5 times, usually shows that some DDR setting is not fully correct for your board.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;Try to test your board using different timing parameters for your board.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;Test your DDR setting using Double Data Rate RAM Memory Validation (DDRV) or CodeWarrior Development Software for ARM v8 64-bit based QorIQ LS-Series Processors.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;CodeWarrior Development Software for ARM v8 64-bit based QorIQ LS-Series Processors includes Double Data Rate RAM Memory Validation (DDRV). &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;Use the following pages:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;&lt;A class="jive-link-external-small" href="https://nxp.flexnetoperations.com/control/frse/download?agree=Accept&amp;amp;element=7308947" rel="nofollow"&gt;https://nxp.flexnetoperations.com/control/frse/download?agree=Accept&amp;amp;element=7308947&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="EN-US" style="font-size: 10.0pt; color: black;"&gt;&lt;A href="https://nxp.flexnetoperations.com/control/frse/download?agree=Accept&amp;amp;element=6121481"&gt;https://nxp.flexnetoperations.com/control/frse/download?agree=Accept&amp;amp;element=6121481&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Pavel&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 01 Feb 2016 07:30:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/How-to-resolve-Synchronous-Abort-handler-issue/m-p/470468#M687</guid>
      <dc:creator>Pavel</dc:creator>
      <dc:date>2016-02-01T07:30:47Z</dc:date>
    </item>
    <item>
      <title>Re: How to resolve Synchronous Abort handler issue?</title>
      <link>https://community.nxp.com/t5/Layerscape/How-to-resolve-Synchronous-Abort-handler-issue/m-p/470469#M688</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, I have the same issue.&lt;/P&gt;&lt;P&gt;My MCU is S32V234, and use two MT41K512M16HA-125 as the DDR.&lt;/P&gt;&lt;P&gt;What the configurations should be?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 27 Dec 2018 01:04:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/How-to-resolve-Synchronous-Abort-handler-issue/m-p/470469#M688</guid>
      <dc:creator>xiexn</dc:creator>
      <dc:date>2018-12-27T01:04:37Z</dc:date>
    </item>
  </channel>
</rss>

