<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LS1012A - muxing SPI and GPIO in Layerscape</title>
    <link>https://community.nxp.com/t5/Layerscape/LS1012A-muxing-SPI-and-GPIO/m-p/1030284#M5696</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please refer to LS1012A Reference Manual, Table 4-10 "RCW Field descriptions".&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You can see that SPI_MOSI, SPICS0_B, SPI_CLK are configured in group by one RCW field "SDHC2_BASE_BASE", whereas other pins&amp;nbsp;SPI_MISO, SPICS2_B, SPI_CS1_B are configured by other field "SDHC2_BASE_DAT321". This mease your can configure only first three pins to SPI functions by &lt;SPAN&gt;SDHC2_BASE_BASE="11"&lt;/SPAN&gt;, leaving other three pins configured as GPIO1[26,27,28]&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&amp;nbsp;&lt;/SPAN&gt;by&amp;nbsp;&lt;SPAN&gt;SDHC2_BASE_DAT3&lt;/SPAN&gt;&lt;SPAN&gt;21="00" and&amp;nbsp;SDHC2_EXT_* = "0"&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 10 Dec 2019 21:27:00 GMT</pubDate>
    <dc:creator>alexander_yakov</dc:creator>
    <dc:date>2019-12-10T21:27:00Z</dc:date>
    <item>
      <title>LS1012A - muxing SPI and GPIO</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-muxing-SPI-and-GPIO/m-p/1030283#M5695</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV class=""&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;we're designing a LS1012-based board and we'll be using SPI only to load FPGA configuration, therefore we only need SPI_CLK and SPI_MOSI signals. So, I'd like to know whether it's possible to use the remaining SPI signal pins as GPIOs (GPIO1_25, _26, _27, _28)? I found conflicting info on here (&lt;A href="https://community.nxp.com/thread/448300"&gt;LS1043A, GPIO Query)&lt;/A&gt;, so I'm not sure. I did check the PinMux tool and it seems it's possible.&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;Regards,&lt;BR /&gt;Luka&lt;/P&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 10 Dec 2019 12:52:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-muxing-SPI-and-GPIO/m-p/1030283#M5695</guid>
      <dc:creator>luka_pirnat</dc:creator>
      <dc:date>2019-12-10T12:52:38Z</dc:date>
    </item>
    <item>
      <title>Re: LS1012A - muxing SPI and GPIO</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-muxing-SPI-and-GPIO/m-p/1030284#M5696</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please refer to LS1012A Reference Manual, Table 4-10 "RCW Field descriptions".&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You can see that SPI_MOSI, SPICS0_B, SPI_CLK are configured in group by one RCW field "SDHC2_BASE_BASE", whereas other pins&amp;nbsp;SPI_MISO, SPICS2_B, SPI_CS1_B are configured by other field "SDHC2_BASE_DAT321". This mease your can configure only first three pins to SPI functions by &lt;SPAN&gt;SDHC2_BASE_BASE="11"&lt;/SPAN&gt;, leaving other three pins configured as GPIO1[26,27,28]&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;&amp;nbsp;&lt;/SPAN&gt;by&amp;nbsp;&lt;SPAN&gt;SDHC2_BASE_DAT3&lt;/SPAN&gt;&lt;SPAN&gt;21="00" and&amp;nbsp;SDHC2_EXT_* = "0"&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 10 Dec 2019 21:27:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-muxing-SPI-and-GPIO/m-p/1030284#M5696</guid>
      <dc:creator>alexander_yakov</dc:creator>
      <dc:date>2019-12-10T21:27:00Z</dc:date>
    </item>
    <item>
      <title>Re: LS1012A - muxing SPI and GPIO</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-muxing-SPI-and-GPIO/m-p/1030285#M5697</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yes, I actually checked the ref. manual, Table 3-6 (&lt;SPAN class=""&gt;SDHC2_BASE signal configuration)&lt;/SPAN&gt;, but I suppose I misinterpreted it. However I do understand now: once I set RCW[SDHC2_BASE_BASE] to 0b11, I cannot use these three signals for anything else but SPI. Thanks!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 11 Dec 2019 13:24:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-muxing-SPI-and-GPIO/m-p/1030285#M5697</guid>
      <dc:creator>luka_pirnat</dc:creator>
      <dc:date>2019-12-11T13:24:16Z</dc:date>
    </item>
  </channel>
</rss>

