<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LX2160a: Does U-Boot setup CCN508 and L3 cache? in Layerscape</title>
    <link>https://community.nxp.com/t5/Layerscape/LX2160a-Does-U-Boot-setup-CCN508-and-L3-cache/m-p/1023785#M5551</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;There is single initialization code for CCN in -boot. See attachment. This file is available using the following path:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;packages/firmware/u-boot/arch/arm/cpu/armv8/fsl-layerscape&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Pavel Chubakov&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 03 Feb 2020 14:39:28 GMT</pubDate>
    <dc:creator>Pavel</dc:creator>
    <dc:date>2020-02-03T14:39:28Z</dc:date>
    <item>
      <title>LX2160a: Does U-Boot setup CCN508 and L3 cache?</title>
      <link>https://community.nxp.com/t5/Layerscape/LX2160a-Does-U-Boot-setup-CCN508-and-L3-cache/m-p/1023784#M5550</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Does U-Boot setup CCN508 and L3 cache?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I wonder because it does not seem that e.g. cluster 1 cores see RAM modifications of cluster 0 cores.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 31 Jan 2020 04:58:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LX2160a-Does-U-Boot-setup-CCN508-and-L3-cache/m-p/1023784#M5550</guid>
      <dc:creator>bastian_schick</dc:creator>
      <dc:date>2020-01-31T04:58:15Z</dc:date>
    </item>
    <item>
      <title>Re: LX2160a: Does U-Boot setup CCN508 and L3 cache?</title>
      <link>https://community.nxp.com/t5/Layerscape/LX2160a-Does-U-Boot-setup-CCN508-and-L3-cache/m-p/1023785#M5551</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;There is single initialization code for CCN in -boot. See attachment. This file is available using the following path:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;packages/firmware/u-boot/arch/arm/cpu/armv8/fsl-layerscape&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Pavel Chubakov&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 03 Feb 2020 14:39:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LX2160a-Does-U-Boot-setup-CCN508-and-L3-cache/m-p/1023785#M5551</guid>
      <dc:creator>Pavel</dc:creator>
      <dc:date>2020-02-03T14:39:28Z</dc:date>
    </item>
  </channel>
</rss>

