<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LS1012A SerDes in Layerscape</title>
    <link>https://community.nxp.com/t5/Layerscape/LS1012A-SerDes/m-p/969782#M4858</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'd like to know whether it's possible to have the LS1012 SerDes configured to have both the 2.5G SGMII and RGMII (MAC2). Based on Table 28-2 in the Ref. Manual the SGMII 2.5G and RGMII are mutually exclusive, so it's only possible to have the 1G SGMII when using RGMII. Is this correct?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also, when configuring one of the SerDes lanes to output the 100-MHz TX_CLK which pins are used? I guess SD1_TX (and not SD1_RX), right? And where should I tie the other pair then (SD1_RX if TX_CLK is output on SD1_TX), to gnd via a pull-down or do I just leave it floating?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Thanks,&lt;BR /&gt;Luka&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 25 Oct 2019 15:07:12 GMT</pubDate>
    <dc:creator>luka_pirnat</dc:creator>
    <dc:date>2019-10-25T15:07:12Z</dc:date>
    <item>
      <title>LS1012A SerDes</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-SerDes/m-p/969782#M4858</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'd like to know whether it's possible to have the LS1012 SerDes configured to have both the 2.5G SGMII and RGMII (MAC2). Based on Table 28-2 in the Ref. Manual the SGMII 2.5G and RGMII are mutually exclusive, so it's only possible to have the 1G SGMII when using RGMII. Is this correct?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also, when configuring one of the SerDes lanes to output the 100-MHz TX_CLK which pins are used? I guess SD1_TX (and not SD1_RX), right? And where should I tie the other pair then (SD1_RX if TX_CLK is output on SD1_TX), to gnd via a pull-down or do I just leave it floating?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Thanks,&lt;BR /&gt;Luka&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 25 Oct 2019 15:07:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-SerDes/m-p/969782#M4858</guid>
      <dc:creator>luka_pirnat</dc:creator>
      <dc:date>2019-10-25T15:07:12Z</dc:date>
    </item>
    <item>
      <title>Re: LS1012A SerDes</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-SerDes/m-p/969783#M4859</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Yes it is correct. All available SGMII 2.5G configurations are presented in the Table 28-2.&lt;/P&gt;&lt;P&gt;Yes SD1_TX pair is used as TX_CLK while SD1_RX pair is an input. It is recommended to connect unused SD1_RX to the GND.&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 29 Oct 2019 05:07:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-SerDes/m-p/969783#M4859</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2019-10-29T05:07:44Z</dc:date>
    </item>
  </channel>
</rss>

