LayerscapeのトピックRe: DDR4 RDIMM Bringup in LS2088A

DDR4 RDIMM Bringup in LS2088A

pradeep_t — Fri, 07 Jun 2019 06:02:37 GMT

HI Team,

We are using RDIMM DDR4 VL33A2G63F-N7SC , how to debug it further below is the logs booting stopped at uboot

Reset Configuration Word (RCW):        00000000: 402828b0 28280040 00000000 00000000        00000010: 00000000 00000000 00200000 00000000        00000020: 020011a0 00002580 00000000 00000000        00000030: 00000908 00000000 00000000 00000000        00000040: 00000000 00000000 00000000 00000000        00000050: 00000000 00000000 00000000 00000000        00000060: 00000000 00000000 0001b000 00000000        00000070: 3f370000 00010008 Board: LS2088AE Rev1.1-RDB, Board Arch: V15, Board version: P, boot from invalid setting of SW6 FPGA: v255.255 SERDES1 Reference : Clock1 = 156.25MHz Clock2 = 156.25MHz SERDES2 Reference : Clock1 = 100MHz Clock2 = 100MHz I2C:   ready DRAM:  Initializing DDR....using SPD Detected RDIMM VL33A2G63F-N7SC    Detected RDIMM VL33A2G63F-N7SC    DP-DDR:  Not detected31.9 GiB DDR    31.9 GiB (DDR4, 64-bit, CL=10, ECC on)        DDR Controller Interleaving Mode: 256B        DDR Chip-Select Interleaving Mode: CS0+CS1

Re: DDR4 RDIMM Bringup in LS2088A

pradeep_t — Sat, 08 Jun 2019 06:24:34 GMT

We are using RDIMM in LS2088ARDB pls find attachment for logs

Re: DDR4 RDIMM Bringup in LS2088A

yipingwang — Mon, 10 Jun 2019 09:36:13 GMT

Hello pradeep TG,

If you use new type DDRs on LS2088ARDB, you need to use QCS(DDRv) tool to connect to the target board do optimization and validation to get the optimized board specific parameters clk_adjust, wrlvl_start, wrlvl_ctl, and modify board_specific_parameters table defined in board/freescale/ls2080ardb/ddr.h in u-boot.

You could refer to the procedure described inDDR Controller Configuration on LS2085/LS2080 Bringing up .

The attached is QCVS DDRv tool user manual.

Thanks,

Yiping

Re: DDR4 RDIMM Bringup in LS2088A

pradeep_t — Tue, 11 Jun 2019 04:30:48 GMT

Hi Yiping,

Thank you for the support,

We are able to read SPD data from RDIMM, one issue we are facing is in QCVS tool after reading SPD data its showing Unsupported raw card revision. Set the CLK to DQS skew values manually. can you tell us how to calculate these values

Re: DDR4 RDIMM Bringup in LS2088A

pradeep_t — Wed, 12 Jun 2019 04:59:28 GMT

Hi Yiping,

We are able to read SPD but we are not able apply SPD data in QCVS project attaching reference

Re: DDR4 RDIMM Bringup in LS2088A

yipingwang — Sun, 23 Jun 2019 06:54:32 GMT

Hello pradeep TG,

When create a QCVS DDR project, please select the configuration mode as "Read SPD" in DDR configuration panel, after click "Read SPD" to connect to the target board to read SPD from the target board successfully, please follow the new project wizards to continue to create QCVS project. Then the initial DDR controller configuration parameters will be generated according to values reading from SPD.

Thanks,

Yiping