<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Layerscapeのトピックarm-smmu.disable_bypass=n on DPAA2(LS1088/2088/2160) for Kernel 5.2</title>
    <link>https://community.nxp.com/t5/Layerscape/arm-smmu-disable-bypass-n-on-DPAA2-LS1088-2088-2160-for-Kernel-5/m-p/955832#M4723</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I've been testing out different mainline Linux kernels on the LS1088 and found that kernel 5.2 and later will not boot out of the box due to this change:&lt;/P&gt;&lt;P&gt;Commit &lt;A _jive_internal="true" href="https://community.nxp.com/discussion/954a03be033c7cef80ddc232e7cbdb17df735663"&gt;954a03be033c7cef80ddc232e7cbdb17df735663&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;DIV class=""&gt;iommu/arm-smmu: Break insecure users by disabling bypass by default&lt;/DIV&gt;&lt;DIV class=""&gt;&lt;EM&gt;If you're bisecting why your peripherals stopped working, it's probably this CL. Specifically if you see this in your dmesg: Unexpected global fault, this could be serious ...then it's almost certainly this CL. Running your IOMMU-enabled peripherals with the IOMMU in bypass mode is insecure and effectively disables the protection they provide. There are few reasons to allow unmatched stream bypass, and even fewer good ones.&lt;/EM&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;With this change, there will be iommu error messages on boot:&lt;/DIV&gt;&lt;DIV class=""&gt;"[&amp;nbsp;&amp;nbsp; 28.551066] arm_smmu_global_fault: 2455962 callbacks suppressed&lt;BR /&gt;[&amp;nbsp;&amp;nbsp; 28.551069] arm-smmu 5000000.iommu: Unexpected global fault, this could be serious&lt;BR /&gt;[&amp;nbsp;&amp;nbsp; 28.564542] arm_smmu_global_fault: 2455962 callbacks suppressed&lt;BR /&gt;[&amp;nbsp;&amp;nbsp; 28.564545] arm-smmu 5000000.iommu:&amp;nbsp; GFSR 0x80000002, GFSYNR0 0x00000008, GFSYNR1 0x00001300, GFSYNR2 0x00000000&lt;BR /&gt;[&amp;nbsp;&amp;nbsp; 28.580630] arm-smmu 5000000.iommu: Unexpected global fault, this could be serious&lt;BR /&gt;[&amp;nbsp;&amp;nbsp; 28.588193] arm-smmu 5000000.iommu:&amp;nbsp; GFSR 0x80000002, GFSYNR0 0x00000008, GFSYNR1 0x00001300, GFSYNR2 0x00000000"&lt;/DIV&gt;&lt;DIV class=""&gt;etc.&lt;/DIV&gt;&lt;DIV class=""&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;The workaround is to add "arm-smmu.disable_bypass=n" to the kernel command line and the system will boot normally (I have tested the latest 5.3.0-rc7 and it works with this command line argument)&lt;/DIV&gt;&lt;DIV class=""&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;Does NXP have any timeline for a fix for future kernels that would allow them to boot without bypass enabled?&lt;/DIV&gt;&lt;DIV class=""&gt;Without a fix, the usage of standard Linux distributions (not LSDK) on DPAA2 platforms is hindered.&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 06 Sep 2019 04:44:52 GMT</pubDate>
    <dc:creator>mcbridematt</dc:creator>
    <dc:date>2019-09-06T04:44:52Z</dc:date>
    <item>
      <title>arm-smmu.disable_bypass=n on DPAA2(LS1088/2088/2160) for Kernel 5.2</title>
      <link>https://community.nxp.com/t5/Layerscape/arm-smmu-disable-bypass-n-on-DPAA2-LS1088-2088-2160-for-Kernel-5/m-p/955832#M4723</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I've been testing out different mainline Linux kernels on the LS1088 and found that kernel 5.2 and later will not boot out of the box due to this change:&lt;/P&gt;&lt;P&gt;Commit &lt;A _jive_internal="true" href="https://community.nxp.com/discussion/954a03be033c7cef80ddc232e7cbdb17df735663"&gt;954a03be033c7cef80ddc232e7cbdb17df735663&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;DIV class=""&gt;iommu/arm-smmu: Break insecure users by disabling bypass by default&lt;/DIV&gt;&lt;DIV class=""&gt;&lt;EM&gt;If you're bisecting why your peripherals stopped working, it's probably this CL. Specifically if you see this in your dmesg: Unexpected global fault, this could be serious ...then it's almost certainly this CL. Running your IOMMU-enabled peripherals with the IOMMU in bypass mode is insecure and effectively disables the protection they provide. There are few reasons to allow unmatched stream bypass, and even fewer good ones.&lt;/EM&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;With this change, there will be iommu error messages on boot:&lt;/DIV&gt;&lt;DIV class=""&gt;"[&amp;nbsp;&amp;nbsp; 28.551066] arm_smmu_global_fault: 2455962 callbacks suppressed&lt;BR /&gt;[&amp;nbsp;&amp;nbsp; 28.551069] arm-smmu 5000000.iommu: Unexpected global fault, this could be serious&lt;BR /&gt;[&amp;nbsp;&amp;nbsp; 28.564542] arm_smmu_global_fault: 2455962 callbacks suppressed&lt;BR /&gt;[&amp;nbsp;&amp;nbsp; 28.564545] arm-smmu 5000000.iommu:&amp;nbsp; GFSR 0x80000002, GFSYNR0 0x00000008, GFSYNR1 0x00001300, GFSYNR2 0x00000000&lt;BR /&gt;[&amp;nbsp;&amp;nbsp; 28.580630] arm-smmu 5000000.iommu: Unexpected global fault, this could be serious&lt;BR /&gt;[&amp;nbsp;&amp;nbsp; 28.588193] arm-smmu 5000000.iommu:&amp;nbsp; GFSR 0x80000002, GFSYNR0 0x00000008, GFSYNR1 0x00001300, GFSYNR2 0x00000000"&lt;/DIV&gt;&lt;DIV class=""&gt;etc.&lt;/DIV&gt;&lt;DIV class=""&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;The workaround is to add "arm-smmu.disable_bypass=n" to the kernel command line and the system will boot normally (I have tested the latest 5.3.0-rc7 and it works with this command line argument)&lt;/DIV&gt;&lt;DIV class=""&gt;&lt;/DIV&gt;&lt;DIV class=""&gt;Does NXP have any timeline for a fix for future kernels that would allow them to boot without bypass enabled?&lt;/DIV&gt;&lt;DIV class=""&gt;Without a fix, the usage of standard Linux distributions (not LSDK) on DPAA2 platforms is hindered.&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 06 Sep 2019 04:44:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/arm-smmu-disable-bypass-n-on-DPAA2-LS1088-2088-2160-for-Kernel-5/m-p/955832#M4723</guid>
      <dc:creator>mcbridematt</dc:creator>
      <dc:date>2019-09-06T04:44:52Z</dc:date>
    </item>
    <item>
      <title>Re: arm-smmu.disable_bypass=n on DPAA2(LS1088/2088/2160) for Kernel 5.2</title>
      <link>https://community.nxp.com/t5/Layerscape/arm-smmu-disable-bypass-n-on-DPAA2-LS1088-2088-2160-for-Kernel-5/m-p/955833#M4724</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello &lt;A _jive_internal="true" data-content-finding="Community" data-userid="277653" data-username="mcbridematt" href="https://community.nxp.com/people/mcbridematt"&gt;&lt;SPAN style="color: #0066cc; text-decoration: underline; "&gt;Mathew McBride&lt;/SPAN&gt;&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This problem has already been tracked in &lt;A href="https://jira.sw.nxp.com/browse/QORIQLU-471"&gt;https://jira.sw.nxp.com/browse/QORIQLU-471&lt;/A&gt;&amp;nbsp;in our internal defect system, it has not been&amp;nbsp;fixed so far.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This patch starts the transition over to make it much harder to run&lt;BR /&gt; your system insecurely. Expected steps:&lt;/P&gt;&lt;P&gt;1. By default disable bypass (so anyone insecure will notice) but make&lt;BR /&gt; it easy for someone to re-enable bypass with just a KConfig change.&lt;BR /&gt; That's this patch.&lt;/P&gt;&lt;P&gt;2. After people have had a little time to come to grips with the fact&lt;BR /&gt; that they need to set their IOMMUs properly and have had time to&lt;BR /&gt; dig into how to do this, the KConfig will be eliminated and bypass&lt;BR /&gt; will simply be disabled. Folks who are truly upset and still&lt;BR /&gt; haven't fixed their system can either figure out how to add&lt;BR /&gt; 'arm-smmu.disable_bypass=n' to their command line or revert the&lt;BR /&gt; patch in their own private kernel. Of course these folks will be&lt;BR /&gt; less secure.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Yiping&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 09 Sep 2019 09:02:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/arm-smmu-disable-bypass-n-on-DPAA2-LS1088-2088-2160-for-Kernel-5/m-p/955833#M4724</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2019-09-09T09:02:46Z</dc:date>
    </item>
    <item>
      <title>Re: arm-smmu.disable_bypass=n on DPAA2(LS1088/2088/2160) for Kernel 5.2</title>
      <link>https://community.nxp.com/t5/Layerscape/arm-smmu-disable-bypass-n-on-DPAA2-LS1088-2088-2160-for-Kernel-5/m-p/1420061#M10136</link>
      <description>&lt;P&gt;Yiping,&lt;/P&gt;&lt;P&gt;I was wondering if there is an update on this issue? I tried following the link to your JIRA site that you provided, but it gives my browser a "Secure Connection Failed" message in Firefox, so I cannot see the progress.&lt;/P&gt;&lt;P&gt;I am currently using the mitigation that has been suggested ("arm-smmu.disable_bypass=n"), but I would really appreciate it if I can remove the mitigation and have the correct, secure configuration.&lt;/P&gt;&lt;P&gt;Thank you!&lt;/P&gt;&lt;P&gt;Jared D.&lt;/P&gt;</description>
      <pubDate>Sun, 27 Feb 2022 01:37:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/arm-smmu-disable-bypass-n-on-DPAA2-LS1088-2088-2160-for-Kernel-5/m-p/1420061#M10136</guid>
      <dc:creator>jrddunbr</dc:creator>
      <dc:date>2022-02-27T01:37:06Z</dc:date>
    </item>
    <item>
      <title>Re: arm-smmu.disable_bypass=n on DPAA2(LS1088/2088/2160) for Kernel 5.2</title>
      <link>https://community.nxp.com/t5/Layerscape/arm-smmu-disable-bypass-n-on-DPAA2-LS1088-2088-2160-for-Kernel-5/m-p/2075370#M15582</link>
      <description>&lt;P&gt;edited an old ticket by mistake.&lt;/P&gt;</description>
      <pubDate>Tue, 08 Apr 2025 07:53:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/arm-smmu-disable-bypass-n-on-DPAA2-LS1088-2088-2160-for-Kernel-5/m-p/2075370#M15582</guid>
      <dc:creator>anju_bhartiya</dc:creator>
      <dc:date>2025-04-08T07:53:19Z</dc:date>
    </item>
  </channel>
</rss>

