<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックRe: NAND Access in u-boot</title>
    <link>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851347#M3869</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please explain how QSPI is connected to IFC (attach corresponding schematics).&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 25 Mar 2019 14:18:44 GMT</pubDate>
    <dc:creator>ufedor</dc:creator>
    <dc:date>2019-03-25T14:18:44Z</dc:date>
    <item>
      <title>NAND Access in u-boot</title>
      <link>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851346#M3868</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Team,&lt;/P&gt;&lt;P&gt;we are using ls2088a custom board, we are using&amp;nbsp; NAND and QSPI&amp;nbsp; are connected to IFC with different chip select .Can we able to access NAND in QSPI-Boot.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 25 Mar 2019 12:16:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851346#M3868</guid>
      <dc:creator>jagadiswar_rao</dc:creator>
      <dc:date>2019-03-25T12:16:26Z</dc:date>
    </item>
    <item>
      <title>Re: NAND Access in u-boot</title>
      <link>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851347#M3869</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please explain how QSPI is connected to IFC (attach corresponding schematics).&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 25 Mar 2019 14:18:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851347#M3869</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2019-03-25T14:18:44Z</dc:date>
    </item>
    <item>
      <title>Re: NAND Access in u-boot</title>
      <link>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851348#M3870</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Ufedor,&lt;/P&gt;&lt;P&gt;I have attached the schematic as pdf format of the QSPI connection to IFC.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Mar 2019 05:29:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851348#M3870</guid>
      <dc:creator>jagadiswar_rao</dc:creator>
      <dc:date>2019-03-26T05:29:10Z</dc:date>
    </item>
    <item>
      <title>Re: NAND Access in u-boot</title>
      <link>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851349#M3871</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Picture quality is not suitable for inspection - please provide PDF.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Mar 2019 05:45:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851349#M3871</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2019-03-26T05:45:37Z</dc:date>
    </item>
    <item>
      <title>Re: NAND Access in u-boot</title>
      <link>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851350#M3872</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;You wrote:&lt;/P&gt;&lt;P&gt;&amp;gt; NAND and QSPI&amp;nbsp; are connected to IFC&lt;/P&gt;&lt;P&gt;In the provided schematics only NAND devices are connected to the IFC.&lt;/P&gt;&lt;P&gt;NAND has to be accessible after QSPI boot assuming that RCW with correct signals multiplexing is applied.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Mar 2019 07:05:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851350#M3872</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2019-03-26T07:05:09Z</dc:date>
    </item>
    <item>
      <title>Re: NAND Access in u-boot</title>
      <link>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851351#M3873</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;attached a schematic file check this one as a reference.How can we able to access nand on qspi-boot for this.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Mar 2019 10:38:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851351#M3873</guid>
      <dc:creator>jagadiswar_rao</dc:creator>
      <dc:date>2019-03-26T10:38:59Z</dc:date>
    </item>
    <item>
      <title>Re: NAND Access in u-boot</title>
      <link>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851352#M3874</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;There are no obvious errors in the QSPI_3.pdf.&lt;/P&gt;&lt;P&gt;&amp;gt; How can we able to access nand on qspi-boot for this.&lt;/P&gt;&lt;P&gt;Sorry, what do you mean?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Mar 2019 12:07:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851352#M3874</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2019-03-26T12:07:37Z</dc:date>
    </item>
    <item>
      <title>Re: NAND Access in u-boot</title>
      <link>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851353#M3875</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;required to load kernel on NAND flash from u-boot which is booted from qspi flash.Currently i am using LS2088ardb_qspi_defconfig for compilation of u-boot in this i am not able to access NAND in u-boot prompt.&lt;/P&gt;&lt;P&gt;attaching u-boot logs.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Mar 2019 12:51:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851353#M3875</guid>
      <dc:creator>jagadiswar_rao</dc:creator>
      <dc:date>2019-03-26T12:51:59Z</dc:date>
    </item>
    <item>
      <title>Re: NAND Access in u-boot</title>
      <link>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851354#M3876</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;There is no hardware issue with the design.&lt;/P&gt;&lt;P&gt;Please create separate question for the U-Boot "nand" issue.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Mar 2019 13:47:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/NAND-Access-in-u-boot/m-p/851354#M3876</guid>
      <dc:creator>ufedor</dc:creator>
      <dc:date>2019-03-26T13:47:18Z</dc:date>
    </item>
  </channel>
</rss>

