LS1048A with RGMII PHY on EC1

michaelchen_nsb — Mon, 19 Nov 2018 12:26:37 GMT

Could any provide the example dpl file for LS1048a with RGMII PHY on EC1 interface?

Our serdis configuration is :

Using SERDES1 Protocol: 21 (0x15)
Using SERDES2 Protocol: 19 (0x13)

and we've a Realtek PHY connected with EC1.

BTW, we have this error when apply the default dpl file

=> fsl_mc apply DPL 0x80300000

fsl-mc: Deploying data path layout ... WARNING: Firmware returned an error (GSR: 0x3f)

Thanks

Re: LS1048A with RGMII PHY on EC1

yipingwang — Wed, 21 Nov 2018 09:57:27 GMT

Hello Michael Chen,

In LSDK 1809 environment, please execute the following commands to build mc firmware image, DPL and DPC image for LS1088ARDB.

$ flex-builder -c mc-utils -m ls1088ardb

$ flex-builder -c qoriq-mc-binary -m ls1088ardb

You will get mc firmware image in

flexbuild_lsdk1809/packages/firmware/qoriq-mc-binary/ls1088a/mc_10.10.0_ls1088a_20180814.itb

You will get dpc and dpl images in

flexbuild_lsdk1809/packages/firmware/mc-utils/config/ls1088a/RDB/dpc*.dtb and dpl-eth*.dtb.

You also could modify dpl and dpc files according to your custom board in the custom folder.

$ tftp 0x81000000 mc_10.10.0_ls1088a_20180814.itb

$ tftp 0x82000000 dpc*.dtb

$ tftp 0x83000000 dpl-eth*.dtb

Apply MC firmware and DPC image

fsl_mc start mc 0x81000000 0x82000000

Apply DPL image as the following

fsl_mc apply DPL 0x83000000

In addition, regarding SERDES and PHY connection, please modify "switch (srds_s1)" section in board/freescale/ls1088a/eth_ls1088ardb.c.

In the Linux Kernel dts file, please modify register value in "&emdio1" section in arch/arm64/boot/dts/freescale/fsl-ls1088a-rdb.dts.

Have a great day,
TIC

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

Re: LS1048A with RGMII PHY on EC1

michaelchen_nsb — Wed, 21 Nov 2018 10:27:50 GMT

hello yipingwang‌

Thanks for your feedback, now our GE is ok under uboot, but it is NOK under kernel, and we got error code 0x3F when apply DPL everytime. Please help to check if they are correct or not.

=> fsl_mc apply DPL 0x80300000
fsl-mc: Deploying data path layout ... WARNING: Firmware returned an error (GSR: 0x3f)

Here is the DPC and DPL

/dts-v1/;

/ {

resources {

icid_pools {

icid_pool@1 {

num = <100>;

base_icid = <0>;

};

mc_general {

log {

mode = "LOG_MODE_ON";

level = "LOG_LEVEL_WARNING";

};

console {

mode = "CONSOLE_MODE_ON";

uart_id = <3>;

};

aiop {

log {

mode = "LOG_MODE_ON";

};

console {

mode = "CONSOLE_MODE_ON";

uart_id = <4>;

};

controllers {

qbman {

/* Transform this number of 8-WQ channels into four times

* as many 2-WQ channels. This allows the creation of a

* larger number of DPCONs.

wq_ch_conversion = <24>;

};

board_info {

ports {

/* All ports have by default FIXED_LINK PHYs.

* Add "MAC_LINK_TYPE_PHY" properties for ports

* that have managed PHYs

mac@4 {

link_type = "MAC_LINK_TYPE_PHY";

port_mac_address = <0x00 0x04 0x9F 0x01 0x03 0x94>;

};

/dts-v1/;

/ {

dpl-version = <10>;

/*****************************************************************

* Containers

*****************************************************************/

containers {

dprc@1 {

compatible = "fsl,dprc";

parent = "none";

options = "DPRC_CFG_OPT_SPAWN_ALLOWED" , "DPRC_CFG_OPT_ALLOC_ALLOWED", "DPRC_CFG_OPT_IRQ_CFG_ALLOWED";

objects {

/* ------------- MACs --------------*/

obj_set@dpmac {

type = "dpmac";

ids = <1 2 3 4 5 6 7 8 9 10>;

};

/* ------------ DPNIs --------------*/

obj@200 {

obj_name = "dpni@0";

};

/* ------------ DPBPs --------------*/

obj@300 {

obj_name="dpbp@1";

};

/* ------------ DPIOs --------------*/

obj_set@dpio {

type = "dpio";

ids = <1 2 3 4 5 6 7 8>;

};

/* ------------ DPMCPs --------------*/

obj_set@dpmcp {

type = "dpmcp";

ids = <1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17>;

};

/* ------------ DPCON --------------*/

obj@500 {

obj_name="dpcon@1";

};

/* ------------ DPRTC --------------*/

obj@800 {

obj_name="dprtc@0";

};

/*****************************************************************

* Objects

*****************************************************************/

objects {

/* ------------ DPNI --------------*/

dpni@0 {

options = "";

num_queues = <1>;

num_tcs = <1>;

};

/* ------------ DPBP --------------*/

dpbp@1 {

};

/* ------------ DPIO --------------*/

dpio@1 {

compatible = "fsl,dpio";