Off-Chip Trace LS1012A

guillaume17 — Thu, 12 Apr 2018 08:09:04 GMT

Hi,

I'm looking for information or documents that tell me how to use the trace feature on LS1012A.

I saw that there was an Embedded Trace Macrocell (ETM).

I would like in my case to make code coverage. However, I can not find the port to use and the pins.

Is it possible to recover the traces with for example the LAUTERBACH Off-Chip Trace Solution probe ?
Is the trace port available and if so where can I find the pins?

Thanks for your help

Cordially

Re: Off-Chip Trace LS1012A

ufedor — Sat, 14 Apr 2018 05:41:04 GMT

NXP CodeWarrior ARMv8 complex contains Tracing and Analysis Tool:

https://www.nxp.com/docs/en/user-guide/CWARMv8TAUG.pdf

> I can not find the port to use and the pins.

JTAG test/debug interface port is used.

> Is it possible to recover the traces with for example the LAUTERBACH Off-Chip Trace Solution probe ?

Please address this request to the Lauterbach directly.

topic Re: Off-Chip Trace LS1012A in Layerscape

Off-Chip Trace LS1012A

Re: Off-Chip Trace LS1012A