<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックLS1012A Cryptographic Extensions (CE)</title>
    <link>https://community.nxp.com/t5/Layerscape/LS1012A-Cryptographic-Extensions-CE/m-p/2175207#M16123</link>
    <description>&lt;P&gt;The LS1012A Layerscape processor's Datasheet states that it support ARMV8 Cryptographic Extensions. However, it appears the CE is NOT present on the LS1012A.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;As an example, on a Cortex A76 (Raspberry Pi5) with CE, running a lscpu yields the following CE related CPU flags:&amp;nbsp;fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;But running the lscpu on the LS1012A yields the following flags:&amp;nbsp;fp asimd evtstrm crc32 cpuid&lt;/P&gt;&lt;P&gt;I attached the foll lscpu output of both platforms.&lt;/P&gt;&lt;P&gt;Am I missing something, or is NXP's documentation incorrect?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 24 Sep 2025 18:20:38 GMT</pubDate>
    <dc:creator>RiaanGouws</dc:creator>
    <dc:date>2025-09-24T18:20:38Z</dc:date>
    <item>
      <title>LS1012A Cryptographic Extensions (CE)</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-Cryptographic-Extensions-CE/m-p/2175207#M16123</link>
      <description>&lt;P&gt;The LS1012A Layerscape processor's Datasheet states that it support ARMV8 Cryptographic Extensions. However, it appears the CE is NOT present on the LS1012A.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;As an example, on a Cortex A76 (Raspberry Pi5) with CE, running a lscpu yields the following CE related CPU flags:&amp;nbsp;fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm lrcpc dcpop asimddp&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;But running the lscpu on the LS1012A yields the following flags:&amp;nbsp;fp asimd evtstrm crc32 cpuid&lt;/P&gt;&lt;P&gt;I attached the foll lscpu output of both platforms.&lt;/P&gt;&lt;P&gt;Am I missing something, or is NXP's documentation incorrect?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 24 Sep 2025 18:20:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-Cryptographic-Extensions-CE/m-p/2175207#M16123</guid>
      <dc:creator>RiaanGouws</dc:creator>
      <dc:date>2025-09-24T18:20:38Z</dc:date>
    </item>
    <item>
      <title>Re: LS1012A Cryptographic Extensions (CE)</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-Cryptographic-Extensions-CE/m-p/2175291#M16125</link>
      <description>Dear &lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/229916"&gt;@RiaanGouws&lt;/a&gt;&lt;BR /&gt;The "Arm v8 Cryptography Extensions" are intended for use on devices with the SEC engine enabled.&lt;BR /&gt;Please check the part number of your device, it must include the letter "E" on it. &lt;BR /&gt;please share a picture of your device.</description>
      <pubDate>Wed, 24 Sep 2025 23:45:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-Cryptographic-Extensions-CE/m-p/2175291#M16125</guid>
      <dc:creator>LFGP</dc:creator>
      <dc:date>2025-09-24T23:45:11Z</dc:date>
    </item>
  </channel>
</rss>

