<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックRe: QSPI DMA to RAM</title>
    <link>https://community.nxp.com/t5/Layerscape/QSPI-DMA-to-RAM/m-p/1935761#M14770</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/238958"&gt;@peinal&lt;/a&gt;,&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I am going to respond you questions in the salesforce ticket #00643542&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
    <pubDate>Tue, 20 Aug 2024 03:11:15 GMT</pubDate>
    <dc:creator>SebastianG</dc:creator>
    <dc:date>2024-08-20T03:11:15Z</dc:date>
    <item>
      <title>QSPI DMA to RAM</title>
      <link>https://community.nxp.com/t5/Layerscape/QSPI-DMA-to-RAM/m-p/1933077#M14747</link>
      <description>&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;P&gt;Processor :&lt;/P&gt;&lt;P&gt;L1046A&lt;/P&gt;&lt;P&gt;Task :&lt;/P&gt;&lt;P&gt;1. Speed up current boot loader by using eDMA to read QSPI dual-flash image into RAM. There is no OS or RTOS available to the boot loader. ie it is running bare-metal.&lt;/P&gt;&lt;P&gt;2. Know that I need to use RX Drain DMA trigger. Configuring DMA crossbar to assign slot 60 (RFDF) to eDMA channel 4 (so as to keep timer-triggered channels open for other DMA tasks).&lt;/P&gt;&lt;P&gt;3. I do not know how to configure TCD to fully automate the transfer. I presume the minor-loop will be either 16 or 32 32-bit words from RX Buffer to RAM via AHB access (?). I do not know how to auto-trigger a continuous read from QSPI flash devices into the RX Buffer.&lt;/P&gt;&lt;P&gt;4. SPI clk is 50MHZ, processor clk is 800MHz during boot.&lt;/P&gt;&lt;P&gt;Can anyone provide a (detailed) outline of how to setup the TCD/DMA controller and initiate the transfer from a QSPI Flash address to a DDR RAM address?&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Thu, 15 Aug 2024 16:44:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/QSPI-DMA-to-RAM/m-p/1933077#M14747</guid>
      <dc:creator>peinal</dc:creator>
      <dc:date>2024-08-15T16:44:25Z</dc:date>
    </item>
    <item>
      <title>Re: QSPI DMA to RAM</title>
      <link>https://community.nxp.com/t5/Layerscape/QSPI-DMA-to-RAM/m-p/1935761#M14770</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/238958"&gt;@peinal&lt;/a&gt;,&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I am going to respond you questions in the salesforce ticket #00643542&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
      <pubDate>Tue, 20 Aug 2024 03:11:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/QSPI-DMA-to-RAM/m-p/1935761#M14770</guid>
      <dc:creator>SebastianG</dc:creator>
      <dc:date>2024-08-20T03:11:15Z</dc:date>
    </item>
  </channel>
</rss>

