<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Layerscapeのトピックls2088 ddr tfa init for 2 controllers</title>
    <link>https://community.nxp.com/t5/Layerscape/ls2088-ddr-tfa-init-for-2-controllers/m-p/1929823#M14722</link>
    <description>&lt;P&gt;Problem description：&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;ls2088ardb has two ddr controllers, but the initial configuration of ddr in the code is using the same parameter configuration, there are two problems in this case:&lt;BR /&gt;&amp;nbsp; &amp;nbsp; 1. Can you use two different parameters (different hardware pcb leads to different parameter timing) to configure two ddr controllers respectively&lt;BR /&gt;&amp;nbsp; &amp;nbsp;2, If feasible, how should I modify&lt;/P&gt;&lt;P&gt;&amp;nbsp; Use nodimm to configure.&lt;/P&gt;&lt;P&gt;Initializes the code path：ls2088ardb/ddr_init.c&lt;/P&gt;</description>
    <pubDate>Mon, 12 Aug 2024 02:56:57 GMT</pubDate>
    <dc:creator>LZG</dc:creator>
    <dc:date>2024-08-12T02:56:57Z</dc:date>
    <item>
      <title>ls2088 ddr tfa init for 2 controllers</title>
      <link>https://community.nxp.com/t5/Layerscape/ls2088-ddr-tfa-init-for-2-controllers/m-p/1929823#M14722</link>
      <description>&lt;P&gt;Problem description：&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;ls2088ardb has two ddr controllers, but the initial configuration of ddr in the code is using the same parameter configuration, there are two problems in this case:&lt;BR /&gt;&amp;nbsp; &amp;nbsp; 1. Can you use two different parameters (different hardware pcb leads to different parameter timing) to configure two ddr controllers respectively&lt;BR /&gt;&amp;nbsp; &amp;nbsp;2, If feasible, how should I modify&lt;/P&gt;&lt;P&gt;&amp;nbsp; Use nodimm to configure.&lt;/P&gt;&lt;P&gt;Initializes the code path：ls2088ardb/ddr_init.c&lt;/P&gt;</description>
      <pubDate>Mon, 12 Aug 2024 02:56:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/ls2088-ddr-tfa-init-for-2-controllers/m-p/1929823#M14722</guid>
      <dc:creator>LZG</dc:creator>
      <dc:date>2024-08-12T02:56:57Z</dc:date>
    </item>
    <item>
      <title>Re: ls2088 ddr tfa init for 2 controllers</title>
      <link>https://community.nxp.com/t5/Layerscape/ls2088-ddr-tfa-init-for-2-controllers/m-p/1935989#M14773</link>
      <description>&lt;P&gt;For nodimm DDR configuration, please refer to&amp;nbsp;plat/nxp/soc-ls1043a/ls1043ardb/ddr_init.c.&lt;/P&gt;
&lt;P&gt;Please modify the following section according to your custom board.&lt;BR /&gt;zeromem(&amp;amp;info, sizeof(struct ddr_info));&lt;BR /&gt;info.num_ctlrs = 1;&lt;BR /&gt;info.dimm_on_ctlr = 1;&lt;BR /&gt;info.clk = get_ddr_freq(&amp;amp;sys, 0);&lt;BR /&gt;info.ddr[0] = (void *)NXP_DDR_ADDR;&lt;/P&gt;
&lt;P&gt;dram_size = dram_init(&amp;amp;info);&lt;/P&gt;</description>
      <pubDate>Tue, 20 Aug 2024 07:58:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/ls2088-ddr-tfa-init-for-2-controllers/m-p/1935989#M14773</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2024-08-20T07:58:55Z</dc:date>
    </item>
  </channel>
</rss>

