<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックGenerating DDR firmware image for LX2160A</title>
    <link>https://community.nxp.com/t5/Layerscape/Generating-DDR-firmware-image-for-LX2160A/m-p/1921650#M14659</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I'm using LX2160A custom board. How to generate the DDR firmware image for our custom board?&lt;/P&gt;&lt;P&gt;I tried modifying some ATF source code timing parameters in LSDK location:&amp;nbsp;flexbuild_lsdk2108_github\components\firmware\atf\plat\nxp\soc-lx2160a\lx2160ardb - platform_def.h and&amp;nbsp;ddr_init.c files. But unable to find the fip_ddr_all.bin files anywhere and commands to generate it.&lt;/P&gt;</description>
    <pubDate>Wed, 31 Jul 2024 13:33:21 GMT</pubDate>
    <dc:creator>Nikhiln</dc:creator>
    <dc:date>2024-07-31T13:33:21Z</dc:date>
    <item>
      <title>Generating DDR firmware image for LX2160A</title>
      <link>https://community.nxp.com/t5/Layerscape/Generating-DDR-firmware-image-for-LX2160A/m-p/1921650#M14659</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I'm using LX2160A custom board. How to generate the DDR firmware image for our custom board?&lt;/P&gt;&lt;P&gt;I tried modifying some ATF source code timing parameters in LSDK location:&amp;nbsp;flexbuild_lsdk2108_github\components\firmware\atf\plat\nxp\soc-lx2160a\lx2160ardb - platform_def.h and&amp;nbsp;ddr_init.c files. But unable to find the fip_ddr_all.bin files anywhere and commands to generate it.&lt;/P&gt;</description>
      <pubDate>Wed, 31 Jul 2024 13:33:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Generating-DDR-firmware-image-for-LX2160A/m-p/1921650#M14659</guid>
      <dc:creator>Nikhiln</dc:creator>
      <dc:date>2024-07-31T13:33:21Z</dc:date>
    </item>
    <item>
      <title>Re: Generating DDR firmware image for LX2160A</title>
      <link>https://community.nxp.com/t5/Layerscape/Generating-DDR-firmware-image-for-LX2160A/m-p/1923077#M14673</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;These link migh help:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://docs.nxp.com/bundle/GUID-1441E561-3EAD-47FD-A50D-72E1A4E4D69E/page/GUID-633DCB9E-43B9-4AEC-99E9-C9CAA243F21E.html" target="_blank"&gt;https://docs.nxp.com/bundle/GUID-1441E561-3EAD-47FD-A50D-72E1A4E4D69E/page/GUID-633DCB9E-43B9-4AEC-99E9-C9CAA243F21E.html&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://docs.nxp.com/bundle/Layerscape_Linux_Distribution_POC_User_Guide/page/topics/tf-a_features.html" target="_blank"&gt;https://docs.nxp.com/bundle/Layerscape_Linux_Distribution_POC_User_Guide/page/topics/tf-a_features.html&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;</description>
      <pubDate>Thu, 01 Aug 2024 14:35:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Generating-DDR-firmware-image-for-LX2160A/m-p/1923077#M14673</guid>
      <dc:creator>Bio_TICFSL</dc:creator>
      <dc:date>2024-08-01T14:35:18Z</dc:date>
    </item>
    <item>
      <title>Re: Generating DDR firmware image for LX2160A</title>
      <link>https://community.nxp.com/t5/Layerscape/Generating-DDR-firmware-image-for-LX2160A/m-p/1933904#M14758</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I referred the document from the link. I'm not able to find the configurations suggested in document for below paths:&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Plat/nxp/&amp;lt;SOC&amp;gt;/&amp;lt;Board&amp;gt;/platform_def.h&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Plat/nxp/&amp;lt;SOC&amp;gt;/include/soc.h&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;But I found the alternate files where I modified and the configurations which seem to be working. &lt;STRONG&gt;Is this user guide updated&lt;/STRONG&gt; or I'm missing something?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Also, I tried the commands suggested in section &lt;STRONG&gt;"How to compile DDR FIP image (only applicable for LX2160ARDB Rev2 and LX2162AQDS)"&lt;/STRONG&gt;, and I was able to generate fip_ddr_all.bin. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Is fip_ddr_all.bin file common for all ddr configurations or it is dependent on DDR configuration change?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Also I'm not able to find anything related to fixed DDR on board configuration. All I found were for different types of DIMM configurations. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Does changes for DDR configurations in &lt;STRONG&gt;"Plat/nxp/&amp;lt;SOC&amp;gt;/&amp;lt;Board&amp;gt;/ddr_init.c"&lt;/STRONG&gt; file will be reflected while generating fip_ddr_all.bin or I have to modify somewhere else while generating fip_ddr_all.bin?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 16 Aug 2024 18:41:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Generating-DDR-firmware-image-for-LX2160A/m-p/1933904#M14758</guid>
      <dc:creator>Nikhiln</dc:creator>
      <dc:date>2024-08-16T18:41:01Z</dc:date>
    </item>
  </channel>
</rss>

