<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックRe: LS1012A DDR3L support list</title>
    <link>https://community.nxp.com/t5/Layerscape/LS1012A-DDR3L-support-list/m-p/1723489#M13307</link>
    <description>&lt;P&gt;Hi Yipingwang,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Got it! Thanks!&lt;/P&gt;</description>
    <pubDate>Fri, 15 Sep 2023 01:17:23 GMT</pubDate>
    <dc:creator>AlanYL</dc:creator>
    <dc:date>2023-09-15T01:17:23Z</dc:date>
    <item>
      <title>LS1012A DDR3L support list</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-DDR3L-support-list/m-p/1721679#M13285</link>
      <description>&lt;P&gt;The ddr chip used on the LS1012A development board are MICRON MT41K512M16HA-125&lt;BR /&gt;But our case will uses Winbond W638GU6QB series or ISSI IS43TR16512BL series.&lt;BR /&gt;How can I check the DDR chips supported with 1GB?&lt;BR /&gt;And how to support new DDR chips?&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;</description>
      <pubDate>Wed, 13 Sep 2023 05:56:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-DDR3L-support-list/m-p/1721679#M13285</guid>
      <dc:creator>AlanYL</dc:creator>
      <dc:date>2023-09-13T05:56:54Z</dc:date>
    </item>
    <item>
      <title>Re: LS1012A DDR3L support list</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-DDR3L-support-list/m-p/1722605#M13292</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Since the DRAM configuration is the same between the DRAM part numbers you have listed (Micron, Winbond, and ISSI), it should simply work with the existing board and existing setting/SW. no change is needed. &lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 14 Sep 2023 01:10:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-DDR3L-support-list/m-p/1722605#M13292</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2023-09-14T01:10:13Z</dc:date>
    </item>
    <item>
      <title>Re: LS1012A DDR3L support list</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-DDR3L-support-list/m-p/1722713#M13293</link>
      <description>&lt;P&gt;Hi&amp;nbsp;Yipingwang,&lt;/P&gt;&lt;P&gt;Do we need to tune the DDR parameter and does LS1012A have the DDR tuning utility for reference?&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;</description>
      <pubDate>Thu, 14 Sep 2023 04:14:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-DDR3L-support-list/m-p/1722713#M13293</guid>
      <dc:creator>AlanYL</dc:creator>
      <dc:date>2023-09-14T04:14:13Z</dc:date>
    </item>
    <item>
      <title>Re: LS1012A DDR3L support list</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-DDR3L-support-list/m-p/1722964#M13298</link>
      <description>&lt;P&gt;You could use QCVS DDRv tool provided in CodeWarrior to do DDR optimization and validation.&lt;/P&gt;</description>
      <pubDate>Thu, 14 Sep 2023 08:51:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-DDR3L-support-list/m-p/1722964#M13298</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2023-09-14T08:51:46Z</dc:date>
    </item>
    <item>
      <title>Re: LS1012A DDR3L support list</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1012A-DDR3L-support-list/m-p/1723489#M13307</link>
      <description>&lt;P&gt;Hi Yipingwang,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Got it! Thanks!&lt;/P&gt;</description>
      <pubDate>Fri, 15 Sep 2023 01:17:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1012A-DDR3L-support-list/m-p/1723489#M13307</guid>
      <dc:creator>AlanYL</dc:creator>
      <dc:date>2023-09-15T01:17:23Z</dc:date>
    </item>
  </channel>
</rss>

