<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LS1043A  Debug APB Slave Address Map in Layerscape</title>
    <link>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1691673#M12924</link>
    <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/52411"&gt;@yipingwang&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks to reply.&lt;/P&gt;&lt;P&gt;The&amp;nbsp;&lt;SPAN&gt;"Appendix C EPU register descriptions" mentioned&amp;nbsp;Event Processor Debug Reservation Register n (EPRSRV0 - EPRSRV7) , Is it similar to Table 79-5. of&amp;nbsp; S32V234RM?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Debug APB Component&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;System Address&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Cortex-A53A ROM Table&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0x40089000&amp;nbsp;&amp;nbsp;&lt;BR /&gt;Cortex-A53 A0 Debug&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 0x4008A000&lt;BR /&gt;Cortex-A53 A0 CTI&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0x40089000&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;For a = 0 to 7:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;($DCSR_BASE + $EPU_BASE + EPRSRVa) = 0x07_0000_0000 + 0x6_0000 +&lt;BR /&gt;FECh + (a × -4h) = 0x07_0006_0FECh +(a × -4h)&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Cortex-A53 A0 Debug&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 7_0006_0FECh +(0 × -4h)&lt;BR /&gt;Cortex-A53 A0 CTI&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 7_0006_0FECh + (1 × -4h)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Cortex-A53 A1 Debug&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 7_0006_0FECh +(2 × -4h)&lt;BR /&gt;Cortex-A53 A1 CTI&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 7_0006_0FECh + (3 × -4h)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Is that correct ??&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;BR&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 25 Jul 2023 01:29:45 GMT</pubDate>
    <dc:creator>Xiemens</dc:creator>
    <dc:date>2023-07-25T01:29:45Z</dc:date>
    <item>
      <title>LS1043A  Debug APB Slave Address Map</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1689249#M12897</link>
      <description>&lt;P&gt;HI, I had found&amp;nbsp;Address Map for APB-AP mapped debug modules in&amp;nbsp;Table 79-5. of&amp;nbsp; S32V234RM.pdf &lt;A href="https://www.nxp.com.cn/webapp/Download?colCode=S32V234RM&amp;amp;docLang=en" target="_self"&gt;https://www.nxp.com.cn/webapp/Download?colCode=S32V234RM&amp;amp;docLang=en&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;But I can't found&amp;nbsp;Address Map&amp;nbsp;for APB-AP mapped debug modules in&amp;nbsp;LS1043ARM.pdf&amp;nbsp; &amp;nbsp;&lt;A href="https://www.nxp.com.cn/webapp/Download?colCode=LS1043ARM&amp;amp;lang_cd=zh" target="_self"&gt;https://www.nxp.com.cn/webapp/Download?colCode=LS1043ARM&amp;amp;lang_cd=zh&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Where I can get it?&lt;/P&gt;&lt;P&gt;BR.&lt;/P&gt;</description>
      <pubDate>Thu, 20 Jul 2023 09:19:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1689249#M12897</guid>
      <dc:creator>Xiemens</dc:creator>
      <dc:date>2023-07-20T09:19:19Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043A  Debug APB Slave Address Map</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1691275#M12920</link>
      <description>&lt;P&gt;Please refer to "Appendix C EPU register descriptions" in LS1043ARM.&lt;/P&gt;</description>
      <pubDate>Mon, 24 Jul 2023 09:29:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1691275#M12920</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2023-07-24T09:29:15Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043A  Debug APB Slave Address Map</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1691673#M12924</link>
      <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/52411"&gt;@yipingwang&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks to reply.&lt;/P&gt;&lt;P&gt;The&amp;nbsp;&lt;SPAN&gt;"Appendix C EPU register descriptions" mentioned&amp;nbsp;Event Processor Debug Reservation Register n (EPRSRV0 - EPRSRV7) , Is it similar to Table 79-5. of&amp;nbsp; S32V234RM?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Debug APB Component&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;System Address&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Cortex-A53A ROM Table&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0x40089000&amp;nbsp;&amp;nbsp;&lt;BR /&gt;Cortex-A53 A0 Debug&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 0x4008A000&lt;BR /&gt;Cortex-A53 A0 CTI&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;0x40089000&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;For a = 0 to 7:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;($DCSR_BASE + $EPU_BASE + EPRSRVa) = 0x07_0000_0000 + 0x6_0000 +&lt;BR /&gt;FECh + (a × -4h) = 0x07_0006_0FECh +(a × -4h)&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Cortex-A53 A0 Debug&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 7_0006_0FECh +(0 × -4h)&lt;BR /&gt;Cortex-A53 A0 CTI&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 7_0006_0FECh + (1 × -4h)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Cortex-A53 A1 Debug&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 7_0006_0FECh +(2 × -4h)&lt;BR /&gt;Cortex-A53 A1 CTI&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; 7_0006_0FECh + (3 × -4h)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Is that correct ??&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;BR&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 25 Jul 2023 01:29:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1691673#M12924</guid>
      <dc:creator>Xiemens</dc:creator>
      <dc:date>2023-07-25T01:29:45Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043A  Debug APB Slave Address Map</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1692130#M12932</link>
      <description>&lt;P&gt;I will discuss with the AE team, will provide more update later.&lt;/P&gt;</description>
      <pubDate>Tue, 25 Jul 2023 09:11:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1692130#M12932</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2023-07-25T09:11:09Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043A  Debug APB Slave Address Map</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1694551#M12960</link>
      <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/52411"&gt;@yipingwang&lt;/a&gt;&amp;nbsp; Hi，What about the&amp;nbsp;&lt;SPAN&gt;Latest progress of Debug Adress Map?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I have another question about&amp;nbsp;CodeWarrior TAP support for&amp;nbsp;Eclipse IDE and where can I get the reference&amp;nbsp;&lt;/SPAN&gt;document?&lt;/P&gt;</description>
      <pubDate>Fri, 28 Jul 2023 01:32:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1694551#M12960</guid>
      <dc:creator>Xiemens</dc:creator>
      <dc:date>2023-07-28T01:32:31Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043A  Debug APB Slave Address Map</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1695465#M12973</link>
      <description>&lt;P&gt;For CodeWarrior TAP, you need to install the latest CodeWarrior for ARMv8 11.5.12.&lt;/P&gt;
&lt;P&gt;The attached is CodeWarrior for ARMv8 user manual.&lt;/P&gt;</description>
      <pubDate>Mon, 31 Jul 2023 03:26:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1695465#M12973</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2023-07-31T03:26:19Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043A  Debug APB Slave Address Map</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1699020#M13010</link>
      <description>&lt;P&gt;Please refer to the following update from the AE team.&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;The LS1043A does not have an APB AP module in it.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 04 Aug 2023 02:54:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043A-Debug-APB-Slave-Address-Map/m-p/1699020#M13010</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2023-08-04T02:54:35Z</dc:date>
    </item>
  </channel>
</rss>

