<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックLS1043A interface with DDR4</title>
    <link>https://community.nxp.com/t5/Layerscape/LS1043A-interface-with-DDR4/m-p/1648549#M12446</link>
    <description>&lt;P&gt;We would like to use&amp;nbsp; &amp;nbsp;LS1043A custom board&amp;nbsp;with&amp;nbsp; DDR4 in 16bit mode. Regarding this&amp;nbsp; Please confirm the interface connections between LS1043A and&amp;nbsp; DDR4 as per attached doc.&lt;/P&gt;&lt;P&gt;What is the use of&amp;nbsp; MA14\MBG1 in 16 bit mode.&lt;/P&gt;</description>
    <pubDate>Thu, 11 May 2023 09:28:50 GMT</pubDate>
    <dc:creator>Pamid</dc:creator>
    <dc:date>2023-05-11T09:28:50Z</dc:date>
    <item>
      <title>LS1043A interface with DDR4</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043A-interface-with-DDR4/m-p/1648549#M12446</link>
      <description>&lt;P&gt;We would like to use&amp;nbsp; &amp;nbsp;LS1043A custom board&amp;nbsp;with&amp;nbsp; DDR4 in 16bit mode. Regarding this&amp;nbsp; Please confirm the interface connections between LS1043A and&amp;nbsp; DDR4 as per attached doc.&lt;/P&gt;&lt;P&gt;What is the use of&amp;nbsp; MA14\MBG1 in 16 bit mode.&lt;/P&gt;</description>
      <pubDate>Thu, 11 May 2023 09:28:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043A-interface-with-DDR4/m-p/1648549#M12446</guid>
      <dc:creator>Pamid</dc:creator>
      <dc:date>2023-05-11T09:28:50Z</dc:date>
    </item>
    <item>
      <title>Re: LS1043A interface with DDR4</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1043A-interface-with-DDR4/m-p/1655116#M12527</link>
      <description>&lt;P&gt;&lt;SPAN&gt;the diagram looks correct. MA14/MBG1 is used when x8 DDR4 DRAM chips are used (x8 has 4 bank groups). x16 DDR4 does not use the BG1 (it has two bank groups)&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 23 May 2023 01:58:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1043A-interface-with-DDR4/m-p/1655116#M12527</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2023-05-23T01:58:03Z</dc:date>
    </item>
  </channel>
</rss>

