<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic DDR4 MCK TERMINATION in Layerscape</title>
    <link>https://community.nxp.com/t5/Layerscape/DDR4-MCK-TERMINATION/m-p/1468482#M10624</link>
    <description>&lt;P&gt;Should&amp;nbsp; DDR4 MCK clock termination be used or not and what should be the value of resistor and capacitor ? Please reply.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks in Adavance&lt;/P&gt;</description>
    <pubDate>Fri, 03 Jun 2022 01:12:38 GMT</pubDate>
    <dc:creator>Ellu24</dc:creator>
    <dc:date>2022-06-03T01:12:38Z</dc:date>
    <item>
      <title>DDR4 MCK TERMINATION</title>
      <link>https://community.nxp.com/t5/Layerscape/DDR4-MCK-TERMINATION/m-p/1468482#M10624</link>
      <description>&lt;P&gt;Should&amp;nbsp; DDR4 MCK clock termination be used or not and what should be the value of resistor and capacitor ? Please reply.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks in Adavance&lt;/P&gt;</description>
      <pubDate>Fri, 03 Jun 2022 01:12:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/DDR4-MCK-TERMINATION/m-p/1468482#M10624</guid>
      <dc:creator>Ellu24</dc:creator>
      <dc:date>2022-06-03T01:12:38Z</dc:date>
    </item>
  </channel>
</rss>

