<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックRe: DDR4 without ECC</title>
    <link>https://community.nxp.com/t5/Layerscape/DDR4-without-ECC/m-p/1466709#M10602</link>
    <description>When customer is not using EEC DDR then customer will not be able to use ECC feature (i.e. single bit error correction etc.) in system.
I don't see any issue in system performance</description>
    <pubDate>Tue, 31 May 2022 09:37:04 GMT</pubDate>
    <dc:creator>yipingwang</dc:creator>
    <dc:date>2022-05-31T09:37:04Z</dc:date>
    <item>
      <title>DDR4 without ECC</title>
      <link>https://community.nxp.com/t5/Layerscape/DDR4-without-ECC/m-p/1455971#M10534</link>
      <description>&lt;P&gt;Can I use interface 4 DDR4 MT40A512M16(instead of 5) with LS1046 without connecting ECC lines? Is this affect my system performance?&lt;/P&gt;&lt;P&gt;Thanks in advance&lt;/P&gt;</description>
      <pubDate>Wed, 11 May 2022 02:13:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/DDR4-without-ECC/m-p/1455971#M10534</guid>
      <dc:creator>Ellu24</dc:creator>
      <dc:date>2022-05-11T02:13:03Z</dc:date>
    </item>
    <item>
      <title>Re: DDR4 without ECC</title>
      <link>https://community.nxp.com/t5/Layerscape/DDR4-without-ECC/m-p/1466709#M10602</link>
      <description>When customer is not using EEC DDR then customer will not be able to use ECC feature (i.e. single bit error correction etc.) in system.
I don't see any issue in system performance</description>
      <pubDate>Tue, 31 May 2022 09:37:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/DDR4-without-ECC/m-p/1466709#M10602</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2022-05-31T09:37:04Z</dc:date>
    </item>
  </channel>
</rss>

