<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic VTT TERMINATION OF DDR4 in Layerscape</title>
    <link>https://community.nxp.com/t5/Layerscape/VTT-TERMINATION-OF-DDR4/m-p/1454711#M10520</link>
    <description>&lt;P&gt;Please explain the decoupling circuit of ddr4 in the attachment. What is the use of C1584, C1585 in the diagram and what is DNP? Can i use a ceramic 10uF capacitor for this?&lt;/P&gt;</description>
    <pubDate>Mon, 09 May 2022 05:32:47 GMT</pubDate>
    <dc:creator>Ellu24</dc:creator>
    <dc:date>2022-05-09T05:32:47Z</dc:date>
    <item>
      <title>VTT TERMINATION OF DDR4</title>
      <link>https://community.nxp.com/t5/Layerscape/VTT-TERMINATION-OF-DDR4/m-p/1454711#M10520</link>
      <description>&lt;P&gt;Please explain the decoupling circuit of ddr4 in the attachment. What is the use of C1584, C1585 in the diagram and what is DNP? Can i use a ceramic 10uF capacitor for this?&lt;/P&gt;</description>
      <pubDate>Mon, 09 May 2022 05:32:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/VTT-TERMINATION-OF-DDR4/m-p/1454711#M10520</guid>
      <dc:creator>Ellu24</dc:creator>
      <dc:date>2022-05-09T05:32:47Z</dc:date>
    </item>
    <item>
      <title>Re: VTT TERMINATION OF DDR4</title>
      <link>https://community.nxp.com/t5/Layerscape/VTT-TERMINATION-OF-DDR4/m-p/1455970#M10533</link>
      <description>&lt;P&gt;&lt;SPAN&gt;DNP (do not populate). these are balk or larger capacitance capacitors, that are good for reducing the lower frequency power burst consumption.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 11 May 2022 02:12:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/VTT-TERMINATION-OF-DDR4/m-p/1455970#M10533</guid>
      <dc:creator>yipingwang</dc:creator>
      <dc:date>2022-05-11T02:12:19Z</dc:date>
    </item>
    <item>
      <title>Re: VTT TERMINATION OF DDR4</title>
      <link>https://community.nxp.com/t5/Layerscape/VTT-TERMINATION-OF-DDR4/m-p/1455974#M10535</link>
      <description>&lt;P&gt;Thank you for your reply. Can I use ceramic capacitors for this as specifies FRWY BOM.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks in advance&lt;/P&gt;</description>
      <pubDate>Wed, 11 May 2022 02:14:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/VTT-TERMINATION-OF-DDR4/m-p/1455974#M10535</guid>
      <dc:creator>Ellu24</dc:creator>
      <dc:date>2022-05-11T02:14:57Z</dc:date>
    </item>
  </channel>
</rss>

