<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Config Tool Support for Layerscape Processors in Layerscape</title>
    <link>https://community.nxp.com/t5/Layerscape/Config-Tool-Support-for-Layerscape-Processors/m-p/1450231#M10463</link>
    <description>&lt;P&gt;Is there any GUI based configuration tool for mapping pin peripherals on a layerscape processor (such as the LS1012A)? I don't see support for this in MCUXpresso, nor have I found any dedicated configuration tool/app for this purpose. Having something visual to play with would certainly help with our ongoing processor evaluation.&lt;/P&gt;&lt;P&gt;Thank You,&lt;/P&gt;&lt;P&gt;David&lt;/P&gt;</description>
    <pubDate>Wed, 27 Apr 2022 23:30:47 GMT</pubDate>
    <dc:creator>dbmclaur</dc:creator>
    <dc:date>2022-04-27T23:30:47Z</dc:date>
    <item>
      <title>Config Tool Support for Layerscape Processors</title>
      <link>https://community.nxp.com/t5/Layerscape/Config-Tool-Support-for-Layerscape-Processors/m-p/1450231#M10463</link>
      <description>&lt;P&gt;Is there any GUI based configuration tool for mapping pin peripherals on a layerscape processor (such as the LS1012A)? I don't see support for this in MCUXpresso, nor have I found any dedicated configuration tool/app for this purpose. Having something visual to play with would certainly help with our ongoing processor evaluation.&lt;/P&gt;&lt;P&gt;Thank You,&lt;/P&gt;&lt;P&gt;David&lt;/P&gt;</description>
      <pubDate>Wed, 27 Apr 2022 23:30:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Config-Tool-Support-for-Layerscape-Processors/m-p/1450231#M10463</guid>
      <dc:creator>dbmclaur</dc:creator>
      <dc:date>2022-04-27T23:30:47Z</dc:date>
    </item>
    <item>
      <title>Re: Config Tool Support for Layerscape Processors</title>
      <link>https://community.nxp.com/t5/Layerscape/Config-Tool-Support-for-Layerscape-Processors/m-p/1450411#M10468</link>
      <description>&lt;P&gt;I think I can scrap this question. Found another post on the subject for the QorIQ family. I was able to access the pin mux tool within a QCVS project and all is right with the world.&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/t5/Layerscape/Pin-Mux-tool-for-QorIQ/td-p/498375" target="_blank"&gt;Pin Mux tool for QorIQ - NXP Community&lt;/A&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 28 Apr 2022 05:09:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/Config-Tool-Support-for-Layerscape-Processors/m-p/1450411#M10468</guid>
      <dc:creator>dbmclaur</dc:creator>
      <dc:date>2022-04-28T05:09:53Z</dc:date>
    </item>
  </channel>
</rss>

