<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LayerscapeのトピックLS1021A Core Soft Reset Mechanic</title>
    <link>https://community.nxp.com/t5/Layerscape/LS1021A-Core-Soft-Reset-Mechanic/m-p/1423687#M10167</link>
    <description>&lt;P&gt;Im using LS1021A on bareboard with a RTOS which using FTM for OS tick. However, the FTM isnot working after core1 reboots from a core soft reset,&amp;nbsp; no interrupt generated.I tried to leave the FTM alone or do the same config step as the POR, neither work. Generally speaking, What is the Mechanic of a core soft reset and How to reinitialize the core and corresponding&amp;nbsp; peripherals?&lt;/P&gt;</description>
    <pubDate>Mon, 07 Mar 2022 05:42:09 GMT</pubDate>
    <dc:creator>Xi-nanWang</dc:creator>
    <dc:date>2022-03-07T05:42:09Z</dc:date>
    <item>
      <title>LS1021A Core Soft Reset Mechanic</title>
      <link>https://community.nxp.com/t5/Layerscape/LS1021A-Core-Soft-Reset-Mechanic/m-p/1423687#M10167</link>
      <description>&lt;P&gt;Im using LS1021A on bareboard with a RTOS which using FTM for OS tick. However, the FTM isnot working after core1 reboots from a core soft reset,&amp;nbsp; no interrupt generated.I tried to leave the FTM alone or do the same config step as the POR, neither work. Generally speaking, What is the Mechanic of a core soft reset and How to reinitialize the core and corresponding&amp;nbsp; peripherals?&lt;/P&gt;</description>
      <pubDate>Mon, 07 Mar 2022 05:42:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Layerscape/LS1021A-Core-Soft-Reset-Mechanic/m-p/1423687#M10167</guid>
      <dc:creator>Xi-nanWang</dc:creator>
      <dc:date>2022-03-07T05:42:09Z</dc:date>
    </item>
  </channel>
</rss>

