<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>8-bit MicrocontrollersのトピックRe: MC9S08LC60: Why is stop mode being reset?</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08LC60-Why-is-stop-mode-being-reset/m-p/162664#M9966</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, and welcome to the forum.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Have you allowed that the SOPT1 register is "write once"?&amp;nbsp; This means that all bits of the register, including the STOPE bit, must be simultaneously written, usually early in the initialisation process.&amp;nbsp; It is not possibly to set bits individually, and if this is what you are attempting, it may mean that the STOP instruction is never enabled, resulting in an illegal opcode reset when you attempt to enter stop mode.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Mac&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 21 Dec 2009 11:22:44 GMT</pubDate>
    <dc:creator>bigmac</dc:creator>
    <dc:date>2009-12-21T11:22:44Z</dc:date>
    <item>
      <title>MC9S08LC60: Why is stop mode being reset?</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08LC60-Why-is-stop-mode-being-reset/m-p/162663#M9965</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We are&amp;nbsp;unable to get into any&amp;nbsp;stop mode. The current is always high ~4mA. It seems that when we enter stop mode, it is immediately being reset. We are interested in getting into stop3 mode.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We followed the settings in the datasheet. (Table 3.1)&lt;/P&gt;&lt;P&gt;Below is the settings we set&amp;nbsp;for stop3 mode&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; SOPT1_STOPE=1;&lt;/P&gt;&lt;P&gt;&amp;nbsp; SPMSC1_LVDSE=0;&lt;/P&gt;&lt;P&gt;&amp;nbsp; SPMSC1_LVDE=0;&lt;/P&gt;&lt;P&gt;&amp;nbsp; SPMSC2_PDC=1;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Is there something else that we overlooked?&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 21 Dec 2009 11:06:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08LC60-Why-is-stop-mode-being-reset/m-p/162663#M9965</guid>
      <dc:creator>MotownSide</dc:creator>
      <dc:date>2009-12-21T11:06:15Z</dc:date>
    </item>
    <item>
      <title>Re: MC9S08LC60: Why is stop mode being reset?</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08LC60-Why-is-stop-mode-being-reset/m-p/162664#M9966</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, and welcome to the forum.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Have you allowed that the SOPT1 register is "write once"?&amp;nbsp; This means that all bits of the register, including the STOPE bit, must be simultaneously written, usually early in the initialisation process.&amp;nbsp; It is not possibly to set bits individually, and if this is what you are attempting, it may mean that the STOP instruction is never enabled, resulting in an illegal opcode reset when you attempt to enter stop mode.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Mac&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 21 Dec 2009 11:22:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/MC9S08LC60-Why-is-stop-mode-being-reset/m-p/162664#M9966</guid>
      <dc:creator>bigmac</dc:creator>
      <dc:date>2009-12-21T11:22:44Z</dc:date>
    </item>
  </channel>
</rss>

