<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>8-bit MicrocontrollersのトピックRe: ICS question: How to use 16MHz crystal?</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-question-How-to-use-16MHz-crystal-MC9S08QG8/m-p/150149#M8041</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Hello Helmut,&lt;BR /&gt;&lt;BR /&gt;To use a 16MHz crystal, you will need to use FBELP mode.&amp;nbsp; With the LP bit set to 1, the FLL will be disabled so it should not matter that the reference frequency to the FLL is out of range.&lt;BR /&gt;&lt;BR /&gt;The sequence of events is described in paragraph 10.5.1.1.&amp;nbsp; Ultimately, you might have the register values ICSC1 = 0x80, ICSC2 = 0x3C.&lt;BR /&gt;&lt;BR /&gt;Another possibility would seem to be to run the FLL from the trimmed internal reference (IREFS = 1), but to select the external crystal as the bus clock source (CLKS = 10).&amp;nbsp; But this does not seem to be documented, so may not work as intended.&lt;BR /&gt;&lt;BR /&gt;Regards,&lt;BR /&gt;Mac&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 08 Feb 2009 08:49:33 GMT</pubDate>
    <dc:creator>bigmac</dc:creator>
    <dc:date>2009-02-08T08:49:33Z</dc:date>
    <item>
      <title>ICS question: How to use 16MHz crystal? - MC9S08QG8</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-question-How-to-use-16MHz-crystal-MC9S08QG8/m-p/150148#M8040</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;P&gt;Hello,&lt;BR /&gt;there is a problem understanding the ICS fully...&lt;BR /&gt;I want to use an MC9S08QG8 with a 16 MHz crystal, resulting in 8 MHz Bus clock. I need a fast running and accurately clocked application.&lt;BR /&gt;The MC9S08QG8 Data Sheet appears quite detailed but doesn't contain hints, which ICS mode is best suited for my needs. So I describe what I want to use and kindly ask for confirmation or improvements (or hints for the right literature).&lt;BR /&gt;&lt;BR /&gt;The mode I would choose is "FLL Bypassed External (FBE)", but I cannot find any configuration with the "processor expert" software without any warning.&lt;BR /&gt;Essetially I cannot divide the external clock sufficiently (needed: /512, max. possible: /128) such that the FLL/filter input is in the range of 31.25 kHz to 39.0625 kHz.&lt;BR /&gt;&lt;BR /&gt;I cannot find any statement, that the FLL &lt;SPAN style="text-decoration: underline;"&gt;must&lt;/SPAN&gt; &lt;I&gt;&lt;/I&gt;be feeded with such a low frequency. Ok, if I do not meet the condition, I cannot rely on DCOOUT and ICSLCLK. But does it do any harm, will any circuitry be damaged?&lt;BR /&gt;Can I use ICSC2=0x36 and, after waiting on OSC Initialization, ICSC1=0xb8?&lt;BR /&gt;All peripherals may be clocked with the BUS clock (8 MHz):&lt;BR /&gt;TPM, MTIM can be divided down sufficiently, ADC, IIC and SCI are said to work perfectly, BDM runs with 8 MHz - compatible with SpYder. The only question, provocated by warnings in the MC9S08QG8 Data Sheet and the "Processor Expert": What goes wrong when the range of 31.25 kHz to 39.0625 kHz for the FLL isn't met?&lt;BR /&gt;&lt;BR /&gt;I would have appreciated some recommendations in the MC9S08QG8 Data Sheet, which ICS-mode is best suited for which needs; chapters 10.4.1.1 to 10.4.1.6 would be an ideal place for this - or does any other document exist which contains such information? An application note?&lt;BR /&gt;&lt;BR /&gt;Thank you very much in advance for your help.&lt;BR /&gt;Kind regards,&lt;BR /&gt;Helmut&lt;BR /&gt;&lt;BR /&gt;P.S.: I &lt;I&gt;have&lt;/I&gt; searched...&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;SPAN aria-label="Happy" class="emoticon_happy emoticon-inline" style="height:16px;width:16px;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Added p/n to subject.&lt;BR /&gt;&lt;/P&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Message Edited by NLFSJ on &lt;/SPAN&gt;&lt;SPAN class="date_text"&gt;2009-02-11&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN class="time_text"&gt;09:22 AM&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 07 Feb 2009 00:13:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-question-How-to-use-16MHz-crystal-MC9S08QG8/m-p/150148#M8040</guid>
      <dc:creator>Helmut</dc:creator>
      <dc:date>2009-02-07T00:13:57Z</dc:date>
    </item>
    <item>
      <title>Re: ICS question: How to use 16MHz crystal?</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-question-How-to-use-16MHz-crystal-MC9S08QG8/m-p/150149#M8041</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Hello Helmut,&lt;BR /&gt;&lt;BR /&gt;To use a 16MHz crystal, you will need to use FBELP mode.&amp;nbsp; With the LP bit set to 1, the FLL will be disabled so it should not matter that the reference frequency to the FLL is out of range.&lt;BR /&gt;&lt;BR /&gt;The sequence of events is described in paragraph 10.5.1.1.&amp;nbsp; Ultimately, you might have the register values ICSC1 = 0x80, ICSC2 = 0x3C.&lt;BR /&gt;&lt;BR /&gt;Another possibility would seem to be to run the FLL from the trimmed internal reference (IREFS = 1), but to select the external crystal as the bus clock source (CLKS = 10).&amp;nbsp; But this does not seem to be documented, so may not work as intended.&lt;BR /&gt;&lt;BR /&gt;Regards,&lt;BR /&gt;Mac&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 08 Feb 2009 08:49:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-question-How-to-use-16MHz-crystal-MC9S08QG8/m-p/150149#M8041</guid>
      <dc:creator>bigmac</dc:creator>
      <dc:date>2009-02-08T08:49:33Z</dc:date>
    </item>
    <item>
      <title>Re: ICS question: How to use 16MHz crystal?</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-question-How-to-use-16MHz-crystal-MC9S08QG8/m-p/150150#M8042</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Hello Mac,&lt;BR /&gt;thank you for your quick response.&lt;BR /&gt;&lt;BR /&gt;Yes, FBELP looks perfect, but... "The ICSLCLK will be not be available for BDC communications." (10.4.1.6).&lt;BR /&gt;ICSLCLK is the default clock for BDC in most cases (except when the controller is in "Active BDM" during reset, 17.4.1.1).&lt;BR /&gt;I can't follow the many abbreviations and advices concerning the reset/clock-machinery of the BDC and simply do not know which clock is in effect when I just simply download and debug my program and if SpYder can deal with this.&lt;BR /&gt;&lt;BR /&gt;Ok, I switch BDC to Bus clock, but I can't - it must be done by the debug adaptor (SpYder). And there is no information if SpYder can or will do this.&lt;BR /&gt;&lt;BR /&gt;The next step will be to try it out and to report the result here (I'm slow, scrupulous and have not enough time, it will take a while... :smileyhappy:.&lt;BR /&gt;...and of course to ask the SofTec Microsystems engineers, but they whiped SpYder out of their portfilio.&lt;BR /&gt;If it doesn't work I can try IREFS=1 &amp;amp; CLKS=10.&lt;BR /&gt;If somebody already knows that it will or won't work (16 MHz, FBELP together with USBSPYDER08) please drop a note.&lt;BR /&gt;&lt;BR /&gt;Again, thank you very much for your help.&lt;BR /&gt;Kind regards,&lt;BR /&gt;Helmut&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 08 Feb 2009 23:05:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-question-How-to-use-16MHz-crystal-MC9S08QG8/m-p/150150#M8042</guid>
      <dc:creator>Helmut</dc:creator>
      <dc:date>2009-02-08T23:05:35Z</dc:date>
    </item>
  </channel>
</rss>

