<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic FSICE target CPU question in 8-bit Microcontrollers</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/FSICE-target-CPU-question/m-p/139834#M5477</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;I am trying to test a program using the FSICE with CodeWarrior 3.1. When starting the debugger, it asks for the target CPU and has a list of available CPUs. I am using a MC68HC908AS60A in a 52 pin PLCC package. On some of the other CPUs listed, there are versions shown for the PLCC and the QFP packages. The AS60A is only listed once with no package shown. Does anyone have any idea whether the FSICE is loading info for the PLCC or the QFP package?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 16 Jun 2006 05:30:05 GMT</pubDate>
    <dc:creator>trproc</dc:creator>
    <dc:date>2006-06-16T05:30:05Z</dc:date>
    <item>
      <title>FSICE target CPU question</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/FSICE-target-CPU-question/m-p/139834#M5477</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;I am trying to test a program using the FSICE with CodeWarrior 3.1. When starting the debugger, it asks for the target CPU and has a list of available CPUs. I am using a MC68HC908AS60A in a 52 pin PLCC package. On some of the other CPUs listed, there are versions shown for the PLCC and the QFP packages. The AS60A is only listed once with no package shown. Does anyone have any idea whether the FSICE is loading info for the PLCC or the QFP package?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Jun 2006 05:30:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/FSICE-target-CPU-question/m-p/139834#M5477</guid>
      <dc:creator>trproc</dc:creator>
      <dc:date>2006-06-16T05:30:05Z</dc:date>
    </item>
    <item>
      <title>Re: FSICE target CPU question</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/FSICE-target-CPU-question/m-p/139835#M5478</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;As far as I know the die is the same no matter what the package is. The Emulator Module uses the AS60 in the QFP package anyway to emulate your target CPU, there are just a few port pins not bonded out in the PLCC package, internally they are the same.&lt;BR /&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;&lt;BR /&gt;Oliver&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 24 Jan 2007 18:41:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/FSICE-target-CPU-question/m-p/139835#M5478</guid>
      <dc:creator>Oliver</dc:creator>
      <dc:date>2007-01-24T18:41:06Z</dc:date>
    </item>
  </channel>
</rss>

