<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>8-bit Microcontrollers中的主题 Re: RTI Undocumented &amp;quot;Feature&amp;quot; in QG8 &amp; Similar</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/RTI-Undocumented-quot-Feature-quot-in-QG8-Similar/m-p/136621#M4414</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;I took over some 'legacy' code from another project and saw where the guy had counted out his cycles and then calculated back from that for timing on the interrupt. I could never understand why, but then realized the problem he was fighting. &lt;BR /&gt;&lt;BR /&gt;Problem is, when your ISR has a variable time in the interrupt.&lt;BR /&gt;&lt;BR /&gt;I always do my EOI processing at the start of the handler, then put a check to see if it's reentrant.&lt;BR /&gt;&lt;BR /&gt;Would doing that always guarantee that you are inside the window where the time in the interrupt would add to the interrupt time? Or would it at least always give you a guaranteed fixed time for your interrupt to next interrupt? Inquiring minds want to know! &lt;BR /&gt;&lt;BR /&gt;Actually, in my case, I don't treat any RTI as an accurate timer, I always use it as at most a housekeeping timer to clean some things up. If I need an accurate timer, I always use one of the timer channels with a compare and always program the 'next match' so that it's independant of what else is going on. That way even if the int is held off by another routine disabling the int, it will always stay 'on track' with true time.&lt;BR /&gt;&lt;BR /&gt;Mike&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 06 Jun 2006 22:06:20 GMT</pubDate>
    <dc:creator>mke_et</dc:creator>
    <dc:date>2006-06-06T22:06:20Z</dc:date>
    <item>
      <title>RTI Undocumented "Feature" in QG8 &amp; Similar</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/RTI-Undocumented-quot-Feature-quot-in-QG8-Similar/m-p/136618#M4411</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;I've discovered that the RTI prescaler is cleared whenever you stop the RTI (by clearing the 3 RTIS bits). All it says in the datasheet is that the RTI is disabled when RTIS = 0:0:0. I asked about this a while back in this forum and now here is the answer to my own Q, in case anyone else has a need for this tidbit.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;For my application, this is a good thing.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I tested it this way: I set up a 15ms RTI, and when the RTI fired I delayed 7ms in a software loop, then cleared the RTIS bits and immediately set them back the way they were. The result was that the next RTI occurred 15ms after the RTIS clearing and not 8ms afterwards, so the prescaler must have been cleared as well.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 21 May 2006 16:46:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/RTI-Undocumented-quot-Feature-quot-in-QG8-Similar/m-p/136618#M4411</guid>
      <dc:creator>Wings</dc:creator>
      <dc:date>2006-05-21T16:46:41Z</dc:date>
    </item>
    <item>
      <title>Re: RTI Undocumented "Feature" in QG8 &amp; Similar</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/RTI-Undocumented-quot-Feature-quot-in-QG8-Similar/m-p/136619#M4412</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Just noticed ur post,&lt;BR /&gt;Being looked into...&lt;BR /&gt;The datasheet will be updated when it's properly verified and validated, and reviewed 600 times.&lt;BR /&gt;&lt;BR /&gt;Thanks for highlighting this.&lt;BR /&gt;I put a Service Request &lt;IMG alt=":smileytongue:" class="emoticon emoticon-smileytongue" id="smileytongue" src="http://freescale.i.lithium.com/i/smilies/16x16_smiley-tongue.gif" title="Smiley Tongue" /&gt;&lt;BR /&gt;&lt;BR /&gt;Alban.&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Jun 2006 18:47:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/RTI-Undocumented-quot-Feature-quot-in-QG8-Similar/m-p/136619#M4412</guid>
      <dc:creator>Alban</dc:creator>
      <dc:date>2006-06-06T18:47:00Z</dc:date>
    </item>
    <item>
      <title>Re: RTI Undocumented "Feature" in QG8 &amp; Similar</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/RTI-Undocumented-quot-Feature-quot-in-QG8-Similar/m-p/136620#M4413</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Euh Wings...Is it not more a software consideration with the clock selection ? (Bus or 1kHz) &lt;BR /&gt;See Fig 1-2 of QG8 datasheet rev1.01.&lt;BR /&gt;Your problem looks like you're running from the bus and the bus clock is either changed or not the one you expected.&lt;BR /&gt;&lt;BR /&gt;Here something u could look into. FSL is OK with their check.&lt;BR /&gt;&lt;BR /&gt;Alban.&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Jun 2006 19:52:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/RTI-Undocumented-quot-Feature-quot-in-QG8-Similar/m-p/136620#M4413</guid>
      <dc:creator>Alban</dc:creator>
      <dc:date>2006-06-06T19:52:46Z</dc:date>
    </item>
    <item>
      <title>Re: RTI Undocumented "Feature" in QG8 &amp; Similar</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/RTI-Undocumented-quot-Feature-quot-in-QG8-Similar/m-p/136621#M4414</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;I took over some 'legacy' code from another project and saw where the guy had counted out his cycles and then calculated back from that for timing on the interrupt. I could never understand why, but then realized the problem he was fighting. &lt;BR /&gt;&lt;BR /&gt;Problem is, when your ISR has a variable time in the interrupt.&lt;BR /&gt;&lt;BR /&gt;I always do my EOI processing at the start of the handler, then put a check to see if it's reentrant.&lt;BR /&gt;&lt;BR /&gt;Would doing that always guarantee that you are inside the window where the time in the interrupt would add to the interrupt time? Or would it at least always give you a guaranteed fixed time for your interrupt to next interrupt? Inquiring minds want to know! &lt;BR /&gt;&lt;BR /&gt;Actually, in my case, I don't treat any RTI as an accurate timer, I always use it as at most a housekeeping timer to clean some things up. If I need an accurate timer, I always use one of the timer channels with a compare and always program the 'next match' so that it's independant of what else is going on. That way even if the int is held off by another routine disabling the int, it will always stay 'on track' with true time.&lt;BR /&gt;&lt;BR /&gt;Mike&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Jun 2006 22:06:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/RTI-Undocumented-quot-Feature-quot-in-QG8-Similar/m-p/136621#M4414</guid>
      <dc:creator>mke_et</dc:creator>
      <dc:date>2006-06-06T22:06:20Z</dc:date>
    </item>
  </channel>
</rss>

