<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>8-bit MicrocontrollersのトピックRe: COP's Timing Source</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/COP-s-Timing-Source/m-p/131245#M2673</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;For some parts, like the QG for example, the COP can be set to use an internal 1KHz clock.&amp;nbsp; For others, like the GB, COP is based only on the bus (but in this case I think you can use the ICG to reset on loss of lock for certain modes at least, not sure).&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 29 Apr 2007 21:49:37 GMT</pubDate>
    <dc:creator>tonyp</dc:creator>
    <dc:date>2007-04-29T21:49:37Z</dc:date>
    <item>
      <title>COP's Timing Source</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/COP-s-Timing-Source/m-p/131244#M2672</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;I was wondering where the COP gets its time base.&amp;nbsp; It looks like it uses the system clock (maybe BUSCLK?) and has taps at 2^13 and 2^18 for detecting timeout.&amp;nbsp; So, if my clock system is based on the an external crystal and it somehow quits, the micro will not get a COP reset, right?&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;I came from a project which used a different micro and, with the right amount of noise, it would lock up the oscillator circuit, and the WDT along with it.&amp;nbsp; Oddly enough, taking the reset pin low would pull it out of its state and restart normally.&amp;nbsp; I was hoping this processor might be based on an internal RC oscillator or something, but it looks like it is also based on the external crystal, right?&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 20 Apr 2007 03:15:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/COP-s-Timing-Source/m-p/131244#M2672</guid>
      <dc:creator>Luigi</dc:creator>
      <dc:date>2007-04-20T03:15:49Z</dc:date>
    </item>
    <item>
      <title>Re: COP's Timing Source</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/COP-s-Timing-Source/m-p/131245#M2673</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;For some parts, like the QG for example, the COP can be set to use an internal 1KHz clock.&amp;nbsp; For others, like the GB, COP is based only on the bus (but in this case I think you can use the ICG to reset on loss of lock for certain modes at least, not sure).&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 29 Apr 2007 21:49:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/COP-s-Timing-Source/m-p/131245#M2673</guid>
      <dc:creator>tonyp</dc:creator>
      <dc:date>2007-04-29T21:49:37Z</dc:date>
    </item>
    <item>
      <title>Re: COP's Timing Source</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/COP-s-Timing-Source/m-p/131246#M2674</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Hello Luigi,&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;For many devices, there is loss of clock detection that will cause reset should the external crystal fail.&amp;nbsp; When the COP timer&amp;nbsp;uses the system clock you won't get COP timeout, but a reset should still occur by this other means.&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Regards,&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Mac&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 30 Apr 2007 02:05:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/COP-s-Timing-Source/m-p/131246#M2674</guid>
      <dc:creator>bigmac</dc:creator>
      <dc:date>2007-04-30T02:05:33Z</dc:date>
    </item>
    <item>
      <title>Re: COP's Timing Source</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/COP-s-Timing-Source/m-p/131247#M2675</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Hi Luigi,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;You really should mention what MPU you are talking about, preferably in the subject line.&lt;/DIV&gt;&lt;DIV&gt;That way everyone is not just guessing.&lt;/DIV&gt;&lt;DIV&gt;Some devices offer the choice of an interrupt&amp;nbsp;OR reset on loss of lock of the FLL.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;(Keeping the dream alive)&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;P&gt;Message Edited by peg on &lt;SPAN class="date_text"&gt;2007-04-30&lt;/SPAN&gt;&lt;SPAN class="time_text"&gt;08:38 AM&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 30 Apr 2007 05:35:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/COP-s-Timing-Source/m-p/131247#M2675</guid>
      <dc:creator>peg</dc:creator>
      <dc:date>2007-04-30T05:35:24Z</dc:date>
    </item>
  </channel>
</rss>

