<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>8-bit MicrocontrollersのトピックWe are planning to implement a Hypervisor-based architecture on i.MX8QuadMax (MCIMX8QM-CPU)</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/We-are-planning-to-implement-a-Hypervisor-based-architecture-on/m-p/2326722#M24295</link>
    <description>&lt;P&gt;hi Team,&lt;/P&gt;&lt;P&gt;I have some questions please respond&lt;/P&gt;&lt;P&gt;We are planning to implement a Hypervisor-based architecture on i.MX8QuadMax (MCIMX8QM-CPU).&lt;/P&gt;&lt;P&gt;Our target architecture:&lt;/P&gt;&lt;P&gt;- Hypervisor as the base layer&lt;BR /&gt;- Android running as one guest&lt;BR /&gt;- FreeRTOS running as another guest&lt;/P&gt;&lt;P&gt;We need official guidance from NXP on this setup.&lt;/P&gt;&lt;P&gt;Questions:&lt;/P&gt;&lt;P&gt;1. Which hypervisor is officially supported or recommended by NXP for i.MX8QM?&lt;BR /&gt;- Is Jailhouse supported?&lt;BR /&gt;- Is Xen supported?&lt;/P&gt;&lt;P&gt;2. Does NXP provide official documentation for enabling and configuring the hypervisor on this platform?&lt;BR /&gt;- Step-by-step enablement guide?&lt;BR /&gt;- Kernel patches?&lt;BR /&gt;- Reference configuration?&lt;/P&gt;&lt;P&gt;3. Which CPU cores should be used for:&lt;BR /&gt;- Running the Hypervisor?&lt;BR /&gt;- Running Android as a guest?&lt;BR /&gt;- Running FreeRTOS as a guest?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;4. Are there any limitations or known issues when combining:&lt;BR /&gt;- Hypervisor&lt;BR /&gt;- Android&lt;BR /&gt;- FreeRTOS&lt;/P&gt;&lt;P&gt;5. Does NXP provide an official FreeRTOS SDK ?&lt;BR /&gt;- If yes, where can we download it?&lt;BR /&gt;-Is the FreeRTOS port for i.MX8QM officially supported and maintained by NXP?&lt;/P&gt;</description>
    <pubDate>Thu, 05 Mar 2026 05:14:10 GMT</pubDate>
    <dc:creator>Shivu_Guru_24</dc:creator>
    <dc:date>2026-03-05T05:14:10Z</dc:date>
    <item>
      <title>We are planning to implement a Hypervisor-based architecture on i.MX8QuadMax (MCIMX8QM-CPU)</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/We-are-planning-to-implement-a-Hypervisor-based-architecture-on/m-p/2326722#M24295</link>
      <description>&lt;P&gt;hi Team,&lt;/P&gt;&lt;P&gt;I have some questions please respond&lt;/P&gt;&lt;P&gt;We are planning to implement a Hypervisor-based architecture on i.MX8QuadMax (MCIMX8QM-CPU).&lt;/P&gt;&lt;P&gt;Our target architecture:&lt;/P&gt;&lt;P&gt;- Hypervisor as the base layer&lt;BR /&gt;- Android running as one guest&lt;BR /&gt;- FreeRTOS running as another guest&lt;/P&gt;&lt;P&gt;We need official guidance from NXP on this setup.&lt;/P&gt;&lt;P&gt;Questions:&lt;/P&gt;&lt;P&gt;1. Which hypervisor is officially supported or recommended by NXP for i.MX8QM?&lt;BR /&gt;- Is Jailhouse supported?&lt;BR /&gt;- Is Xen supported?&lt;/P&gt;&lt;P&gt;2. Does NXP provide official documentation for enabling and configuring the hypervisor on this platform?&lt;BR /&gt;- Step-by-step enablement guide?&lt;BR /&gt;- Kernel patches?&lt;BR /&gt;- Reference configuration?&lt;/P&gt;&lt;P&gt;3. Which CPU cores should be used for:&lt;BR /&gt;- Running the Hypervisor?&lt;BR /&gt;- Running Android as a guest?&lt;BR /&gt;- Running FreeRTOS as a guest?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;4. Are there any limitations or known issues when combining:&lt;BR /&gt;- Hypervisor&lt;BR /&gt;- Android&lt;BR /&gt;- FreeRTOS&lt;/P&gt;&lt;P&gt;5. Does NXP provide an official FreeRTOS SDK ?&lt;BR /&gt;- If yes, where can we download it?&lt;BR /&gt;-Is the FreeRTOS port for i.MX8QM officially supported and maintained by NXP?&lt;/P&gt;</description>
      <pubDate>Thu, 05 Mar 2026 05:14:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/We-are-planning-to-implement-a-Hypervisor-based-architecture-on/m-p/2326722#M24295</guid>
      <dc:creator>Shivu_Guru_24</dc:creator>
      <dc:date>2026-03-05T05:14:10Z</dc:date>
    </item>
    <item>
      <title>Re: We are planning to implement a Hypervisor-based architecture on i.MX8QuadMax (MCIMX8QM-CPU)</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/We-are-planning-to-implement-a-Hypervisor-based-architecture-on/m-p/2329129#M24299</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/260363"&gt;@Shivu_Guru_24&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope you are doing very well.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;1. Which hypervisor is officially supported or recommended by NXP for i.MX8QM?&lt;/STRONG&gt;&lt;BR /&gt;- Please take a look to &lt;A href="https://github.com/nxp-imx/imx-jailhouse/blob/lf-6.12.49_2.2.0/configs/arm64/imx8qm.c" target="_self"&gt;Jailhouse repo&lt;/A&gt;. There you can see i.MX8QM is supported for this hypervisor.&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;2. Does NXP provide official documentation for enabling and configuring the hypervisor on this platform?&lt;/STRONG&gt;&lt;BR /&gt;- No. NXP has not any documentation for this specific chip. Please take a look to the chapter&amp;nbsp;17 Jailhouse and Xen Hypervisors of the&amp;nbsp;&lt;A href="https://www.nxp.com/docs/en/user-guide/UG10163.pdf" target="_self"&gt;i.MX Linux User's Guide&lt;/A&gt;.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;3. Which CPU cores should be used for:&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;- Running the Hypervisor?&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;Normally, Hypervisor runs in&amp;nbsp;Cortex-A53 for power efficiency.&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;&lt;STRONG&gt;- Running Android as a guest?&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;Cortex-A72 and remaining Cortex-A53&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;&lt;STRONG&gt;- Running FreeRTOS as a guest?&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;While you can run FreeRTOS on an A cores via the hypervisor, the i.MX8QM is designed for Heterogeneous Multi-core Processing and it is highgly recommended to run io the&amp;nbsp;Cortex-M4F.&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;&lt;STRONG&gt;4. Are there any limitations or known issues when combining:&lt;/STRONG&gt;&lt;BR /&gt;At moment, there are not known issues for this specific environment.&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;5. Does NXP provide an official FreeRTOS SDK ?&lt;/STRONG&gt;&lt;BR /&gt;For Cortex A, NXP does not provide an FreeRTOS SDK.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Salas.&lt;/P&gt;</description>
      <pubDate>Mon, 09 Mar 2026 16:34:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/We-are-planning-to-implement-a-Hypervisor-based-architecture-on/m-p/2329129#M24299</guid>
      <dc:creator>Manuel_Salas</dc:creator>
      <dc:date>2026-03-09T16:34:58Z</dc:date>
    </item>
  </channel>
</rss>

