<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>8-bit MicrocontrollersのトピックSome doubts about MC9S08DZ60 clock</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/Some-doubts-about-MC9S08DZ60-clock/m-p/653951#M22312</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, guys&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have some doubts about MC9S08DZ60 below, any help would be greatly appreciated!&lt;/P&gt;&lt;P&gt;1. In page 3 of HC S08 Microcontroller datasheet (MC9S08DZ60 Rev.4 6/2008, the same below), it said &lt;EM&gt;40-MHz HCS08 CPU (20-MHz bus) .&lt;/EM&gt; If this means that the system clock can not exceed 40MHz? If it exceeds, what would be the consequences?&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;2. If the bus clock is generated from a PLL, and the CAN clock source is bus clock, what would be the consequences? Would the CAN communication be unstable?&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;3. In page 314 of the datasheet, it said&amp;nbsp; &lt;EM&gt;When selecting a clock source, ensure that the clock source is properly enabled (if applicable) to ensure correct operation of the RTC&lt;/EM&gt;.&lt;/P&gt;&lt;P&gt;My question is if PLL is selected as the clock source, can't the RTI be used? &amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 08 Dec 2016 02:34:51 GMT</pubDate>
    <dc:creator>jasoncui</dc:creator>
    <dc:date>2016-12-08T02:34:51Z</dc:date>
    <item>
      <title>Some doubts about MC9S08DZ60 clock</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/Some-doubts-about-MC9S08DZ60-clock/m-p/653951#M22312</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, guys&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have some doubts about MC9S08DZ60 below, any help would be greatly appreciated!&lt;/P&gt;&lt;P&gt;1. In page 3 of HC S08 Microcontroller datasheet (MC9S08DZ60 Rev.4 6/2008, the same below), it said &lt;EM&gt;40-MHz HCS08 CPU (20-MHz bus) .&lt;/EM&gt; If this means that the system clock can not exceed 40MHz? If it exceeds, what would be the consequences?&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;2. If the bus clock is generated from a PLL, and the CAN clock source is bus clock, what would be the consequences? Would the CAN communication be unstable?&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;3. In page 314 of the datasheet, it said&amp;nbsp; &lt;EM&gt;When selecting a clock source, ensure that the clock source is properly enabled (if applicable) to ensure correct operation of the RTC&lt;/EM&gt;.&lt;/P&gt;&lt;P&gt;My question is if PLL is selected as the clock source, can't the RTI be used? &amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 08 Dec 2016 02:34:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/Some-doubts-about-MC9S08DZ60-clock/m-p/653951#M22312</guid>
      <dc:creator>jasoncui</dc:creator>
      <dc:date>2016-12-08T02:34:51Z</dc:date>
    </item>
  </channel>
</rss>

