<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: ICS trimming in PA16 in 8-bit Microcontrollers</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-trimming-in-PA16/m-p/305669#M20671</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Arpita,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;thanks a lot for that info. ! Ok, clear but why it is not mentioned in Freescale manual ? Looking deeply into P&amp;amp;E algorithm I see that this address was used to store actual trim value.&lt;/P&gt;&lt;P&gt;So if these both locations ($FF6E:F) are still in use so where is the end of user flash to avoid corruption with stored parameters ? Datasheet shows that $FFAF is the end but inside&lt;/P&gt;&lt;P&gt;there are some reserved locations...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Jacek&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 28 May 2014 13:41:37 GMT</pubDate>
    <dc:creator>lucyperek</dc:creator>
    <dc:date>2014-05-28T13:41:37Z</dc:date>
    <item>
      <title>ICS trimming in PA16</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-trimming-in-PA16/m-p/305667#M20669</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;just a simple question : how to trim PA16 internal clock by copying trim value to ICS_C3 if there is no non-volatile location&lt;/P&gt;&lt;P&gt;where this value could be stored after flash programming (at least I cannot find anything of this kind). In GB/GT/SH datasheets&lt;/P&gt;&lt;P&gt;it was so clearly explained..&lt;/P&gt;&lt;P&gt;In other words where is this enigmatic "factory reserved location" where theoretically the trim value is stored ?&lt;/P&gt;&lt;P&gt;Thanks in advance.&lt;/P&gt;&lt;P&gt;Jacek&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 26 May 2014 20:24:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-trimming-in-PA16/m-p/305667#M20669</guid>
      <dc:creator>lucyperek</dc:creator>
      <dc:date>2014-05-26T20:24:11Z</dc:date>
    </item>
    <item>
      <title>Re: ICS trimming in PA16</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-trimming-in-PA16/m-p/305668#M20670</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Jacek,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The location is 0xFF6FU. You can use this code to trim PA16 internal clock.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; if (*(uint8_t*)0xFF6FU != 0xFFU) {&amp;nbsp;&amp;nbsp; /* Test if the device trim value is stored on the specified address */&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; ICS_C3 = *(uint8_t*)0xFF6FU;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; /* Initialize ICS_C3 register from a non volatile memory */&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; ICS_C4 = (uint8_t)((*(uint8_t*)0xFF6EU) &amp;amp; (uint8_t)0x01U); /* Initialize ICS_C4 register from a non volatile memory */&lt;/P&gt;&lt;P&gt;&amp;nbsp; }&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And the same can be checked in_EntryPoint( ) by generating a code through Processor Expert. In this basic CPU initialization (WDOG disable and trimming) is done.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks and Regards&lt;/P&gt;&lt;P&gt;Arpita Agarwal&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 28 May 2014 06:08:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-trimming-in-PA16/m-p/305668#M20670</guid>
      <dc:creator>arpitaagarwal-b</dc:creator>
      <dc:date>2014-05-28T06:08:54Z</dc:date>
    </item>
    <item>
      <title>Re: ICS trimming in PA16</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-trimming-in-PA16/m-p/305669#M20671</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Arpita,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;thanks a lot for that info. ! Ok, clear but why it is not mentioned in Freescale manual ? Looking deeply into P&amp;amp;E algorithm I see that this address was used to store actual trim value.&lt;/P&gt;&lt;P&gt;So if these both locations ($FF6E:F) are still in use so where is the end of user flash to avoid corruption with stored parameters ? Datasheet shows that $FFAF is the end but inside&lt;/P&gt;&lt;P&gt;there are some reserved locations...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;Jacek&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 28 May 2014 13:41:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/ICS-trimming-in-PA16/m-p/305669#M20671</guid>
      <dc:creator>lucyperek</dc:creator>
      <dc:date>2014-05-28T13:41:37Z</dc:date>
    </item>
  </channel>
</rss>

