<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>8-bit MicrocontrollersのトピックThe above issue is with MC68HC908</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/PLL-issue-in-MC68HC980/m-p/206932#M17474</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 13 Aug 2009 11:46:33 GMT</pubDate>
    <dc:creator>Sevak</dc:creator>
    <dc:date>2009-08-13T11:46:33Z</dc:date>
    <item>
      <title>PLL issue in MC68HC980</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/PLL-issue-in-MC68HC980/m-p/206931#M17473</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style=": ; font-size: 4; font-family: 'times new roman,times';"&gt;Hi,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; I am facing a problem with PLL. In Normal operation after stabilising crystal clock i am switching to VCO clock as a base clock. After this, I hope that LOCK bit should not toggle as crystal frequency is stabilised. But in practical scenario i am observing that this LOCK bit is toggling.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can anyone please tell me why this is happening? Will VCO frequency move out of specified range in normal operation?&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 13 Aug 2009 11:43:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/PLL-issue-in-MC68HC980/m-p/206931#M17473</guid>
      <dc:creator>Sevak</dc:creator>
      <dc:date>2009-08-13T11:43:00Z</dc:date>
    </item>
    <item>
      <title>The above issue is with MC68HC908</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/PLL-issue-in-MC68HC980/m-p/206932#M17474</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 13 Aug 2009 11:46:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/PLL-issue-in-MC68HC980/m-p/206932#M17474</guid>
      <dc:creator>Sevak</dc:creator>
      <dc:date>2009-08-13T11:46:33Z</dc:date>
    </item>
  </channel>
</rss>

