<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>8-bit Microcontrollersのトピックdouble Rx interrupts on HCS08QG SCI</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/double-Rx-interrupts-on-HCS08QG-SCI/m-p/193011#M14932</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have used the SCI intterface before and with succes but now it's nothing but trouble.&lt;/P&gt;&lt;P&gt;I'm expecting to receive 8 bytes, but every byte is received twice!&lt;/P&gt;&lt;P&gt;(when 'ABCDEFGH' is sent, 'AABBCCDD' is received.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Please give me some advise.&amp;nbsp;I'm using the interrupt routine below:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;DIV&gt;__interrupt void isrVscirx(void)&lt;/DIV&gt;&lt;DIV&gt;{&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp;RxBuf[RcvCount] = SCID; &amp;nbsp; &amp;nbsp;// store in buffer&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; RcvCount++;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; if (RcvCount==RXMAXBYTES) { &amp;nbsp; &amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp; AsuroDataValid = TRUE; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp; RcvCount =0; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp; SCIC2_RE =0;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp; SCIC2_RIE =0; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; }&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; (void) SCIS1; &amp;nbsp; &amp;nbsp; &amp;nbsp;// reset flag&lt;/DIV&gt;&lt;P&gt;}&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 24 Mar 2011 14:39:04 GMT</pubDate>
    <dc:creator>TonvW</dc:creator>
    <dc:date>2011-03-24T14:39:04Z</dc:date>
    <item>
      <title>double Rx interrupts on HCS08QG SCI</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/double-Rx-interrupts-on-HCS08QG-SCI/m-p/193011#M14932</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have used the SCI intterface before and with succes but now it's nothing but trouble.&lt;/P&gt;&lt;P&gt;I'm expecting to receive 8 bytes, but every byte is received twice!&lt;/P&gt;&lt;P&gt;(when 'ABCDEFGH' is sent, 'AABBCCDD' is received.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Please give me some advise.&amp;nbsp;I'm using the interrupt routine below:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;DIV&gt;__interrupt void isrVscirx(void)&lt;/DIV&gt;&lt;DIV&gt;{&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp;RxBuf[RcvCount] = SCID; &amp;nbsp; &amp;nbsp;// store in buffer&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; RcvCount++;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; if (RcvCount==RXMAXBYTES) { &amp;nbsp; &amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp; AsuroDataValid = TRUE; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp; RcvCount =0; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp; SCIC2_RE =0;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp; SCIC2_RIE =0; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; }&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&amp;nbsp; (void) SCIS1; &amp;nbsp; &amp;nbsp; &amp;nbsp;// reset flag&lt;/DIV&gt;&lt;P&gt;}&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Mar 2011 14:39:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/double-Rx-interrupts-on-HCS08QG-SCI/m-p/193011#M14932</guid>
      <dc:creator>TonvW</dc:creator>
      <dc:date>2011-03-24T14:39:04Z</dc:date>
    </item>
    <item>
      <title>Re: double Rx interrupts on HCS08QG SCI</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/double-Rx-interrupts-on-HCS08QG-SCI/m-p/193012#M14933</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I believe before you read the SCID register, you must read the SCIS1 register.&amp;nbsp; This is part of the flag clearing mechanism.&amp;nbsp; (Simply make the last statement first.)&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Mar 2011 15:45:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/double-Rx-interrupts-on-HCS08QG-SCI/m-p/193012#M14933</guid>
      <dc:creator>tonyp</dc:creator>
      <dc:date>2011-03-24T15:45:59Z</dc:date>
    </item>
    <item>
      <title>Re: double Rx interrupts on HCS08QG SCI</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/double-Rx-interrupts-on-HCS08QG-SCI/m-p/193013#M14934</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you very much for your reply!&amp;nbsp;&lt;/P&gt;&lt;P&gt;it works fine this way.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Mar 2011 22:23:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/double-Rx-interrupts-on-HCS08QG-SCI/m-p/193013#M14934</guid>
      <dc:creator>TonvW</dc:creator>
      <dc:date>2011-03-24T22:23:57Z</dc:date>
    </item>
  </channel>
</rss>

