<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>8-bit MicrocontrollersのトピックRe: 230kbaud with ICS? - MC9S08QE128</title>
    <link>https://community.nxp.com/t5/8-bit-Microcontrollers/230kbaud-with-ICS-MC9S08QE128/m-p/189185#M14447</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Hello Henrik,&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Using a 32.768 kHz crystal, it is possible to generate a bus frequency of 14.9425 MHz.&amp;nbsp; This may be used for a baud rate of close to 230400 bits per second, with a divisor value of 4.&amp;nbsp; The error would be +1.3 percent, which should be sufficiently accurate.&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;However, this may not be the issue.&amp;nbsp; When receiving a data stream, the transmission time for each byte will amount to 640 bus cycles.&amp;nbsp; The ISR processing time must be completed in considerably less cycles, to prevent overrun, and to allow sufficient time for non-interrupt code to execute.&amp;nbsp; You will also need to consider whether other interrupt sources can cause an SCI overrun, by delaying the receive processing.&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Regards,&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Mac&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 13 Feb 2008 01:12:08 GMT</pubDate>
    <dc:creator>bigmac</dc:creator>
    <dc:date>2008-02-13T01:12:08Z</dc:date>
    <item>
      <title>230kbaud with ICS? - MC9S08QE128</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/230kbaud-with-ICS-MC9S08QE128/m-p/189184#M14446</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;A short question, is it even possible to get 230400 baud rate on the SCI with a bus clock from the ICS? In that case, what IRC and dividers do you guys purpose?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Best regards Henrik&lt;/SPAN&gt;&lt;BR /&gt;&lt;DIV&gt; &lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 12 Feb 2008 23:22:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/230kbaud-with-ICS-MC9S08QE128/m-p/189184#M14446</guid>
      <dc:creator>hek</dc:creator>
      <dc:date>2008-02-12T23:22:12Z</dc:date>
    </item>
    <item>
      <title>Re: 230kbaud with ICS? - MC9S08QE128</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/230kbaud-with-ICS-MC9S08QE128/m-p/189185#M14447</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Hello Henrik,&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Using a 32.768 kHz crystal, it is possible to generate a bus frequency of 14.9425 MHz.&amp;nbsp; This may be used for a baud rate of close to 230400 bits per second, with a divisor value of 4.&amp;nbsp; The error would be +1.3 percent, which should be sufficiently accurate.&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;However, this may not be the issue.&amp;nbsp; When receiving a data stream, the transmission time for each byte will amount to 640 bus cycles.&amp;nbsp; The ISR processing time must be completed in considerably less cycles, to prevent overrun, and to allow sufficient time for non-interrupt code to execute.&amp;nbsp; You will also need to consider whether other interrupt sources can cause an SCI overrun, by delaying the receive processing.&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Regards,&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Mac&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 13 Feb 2008 01:12:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/230kbaud-with-ICS-MC9S08QE128/m-p/189185#M14447</guid>
      <dc:creator>bigmac</dc:creator>
      <dc:date>2008-02-13T01:12:08Z</dc:date>
    </item>
    <item>
      <title>Re: 230kbaud with ICS? - MC9S08QE128</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/230kbaud-with-ICS-MC9S08QE128/m-p/189186#M14448</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Thank you Mac för your response!&lt;BR /&gt;&lt;BR /&gt;Actually i maniaged to generate a bus freq of 14.713 MHz (it varries some from time to time, but not more then 0.5% or somehting like that, which i can live with).&lt;BR /&gt;Although, im not sure how this is possible. The RM says that the DCO range should be between 16-20MHz in the low range. Might this be very specific for this mcu?&lt;BR /&gt;&lt;BR /&gt;This is the setup code:&lt;BR /&gt;&lt;DIV&gt;&lt;DIV class="msg_source_code"&gt;&lt;DIV class="text_smallest"&gt;Code:&lt;/DIV&gt;&lt;PRE&gt;void MCU_Init(void) { SOPT1 = 0x23;          /* Watchdog disable. Stop Mode Enable. Background Pin enable. RESET pin enable */   // ICSTRM = 0xA5;  // Default ICSTRM = 0x0D;   // Configure internal clock ICSSC = 0x01; ICSC1 = 0x04;  ICSC2 = 0x06;   while (ICSC1_CLKS != ICSSC_CLKST) {}  // wait for clk state to match clk select SCGC1 = 0x01;          /* Bus Clock to the SCI1 module is enable */ SCGC2 = 0x00;          /* Disable Bus clock to unused peripherals */}&lt;/PRE&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;BR /&gt;The uart wont run at 230kbaud all the time, just in the initial phase. After that I will clock it down to 57k6, so hopefully I wont have a overrun problem...&lt;BR /&gt;&lt;BR /&gt;&lt;/DIV&gt;Best regards&lt;BR /&gt;Henrik&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Oct 2020 09:40:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/230kbaud-with-ICS-MC9S08QE128/m-p/189186#M14448</guid>
      <dc:creator>hek</dc:creator>
      <dc:date>2020-10-29T09:40:30Z</dc:date>
    </item>
    <item>
      <title>Re: 230kbaud with ICS? - MC9S08QE128</title>
      <link>https://community.nxp.com/t5/8-bit-Microcontrollers/230kbaud-with-ICS-MC9S08QE128/m-p/189187#M14449</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Hello Henrik,&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Within the Reference Manual document, the last entry of Table 11.7, using a FLL factor of 1824,&amp;nbsp;produces a DCO frequency of 59.77 MHz.&amp;nbsp; This value divided by four will give the required bus frequency.&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Regards,&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;Mac&lt;/FONT&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;FONT size="2"&gt;&lt;/FONT&gt;&amp;nbsp;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 14 Feb 2008 00:56:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/8-bit-Microcontrollers/230kbaud-with-ICS-MC9S08QE128/m-p/189187#M14449</guid>
      <dc:creator>bigmac</dc:creator>
      <dc:date>2008-02-14T00:56:17Z</dc:date>
    </item>
  </channel>
</rss>

